PDF ADS5271 Data sheet ( Hoja de datos )

Número de pieza	ADS5271
Descripción	50MSPS ADC
Fabricantes	Burr-Brown Corporation
Logotipo
Hay una vista previa y un enlace de descarga de ADS5271 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas
No Preview Available ! ADS5271 SBAS313A − JUNE 2004 − REVISED JUNE 2004 8-Channel, 12-Bit, 50MSPS ADC with Serial LVDS Interface FEATURES D Maximum Sample Rate: 50MSPS D 12-Bit Resolution D No Missing Codes www.DataSheet4UD.comPower Dissipation: 957mW D CMOS Technology D Simultaneous Sample-and-Hold D 70.5dB SNR at 10MHz IF D Internal and External References D 3.3V Digital/Analog Supply D Serialized LVDS Outputs D Integrated Frame and Synch Patterns D MSB and LSB First Modes D Option to Double LVDS Clock Output Currents D Pin- and Format-Compatible Family D TQFP-80 PowerPAD Package APPLICATIONS D Portable Ultrasound Systems D Tape Drives D Test Equipment D Optical Networking DESCRIPTION The ADS5271 is a high-performance, 50MSPS, 8-channel, parallel analog-to-digital converter (ADC). Internal references are provided, simplifying system design requirements. Low power consumption allows for the highest of system integration densities. Serial LVDS (low-voltage differential signaling) outputs reduce the number of interface lines and package size. An integrated phase lock loop multiplies the incoming ADC sampling clock by a factor of 12. This 12x clock is used in the process of serializing the data output from each channel. The 12x clock is also used to generate a 1x and a 6x clock, both of which are transmitted as LVDS clock outputs. The 6x clock is denoted by the differential pair LCLKP and LCLKN, while the 1x clock is denoted by ADCLKP and ADCLKN. The word output of each ADC channel can be transmitted either as MSB or LSB first. The bit coinciding with the rising edge of the 1x clock output is the first bit of the word. Data is to be latched by the receiver on both the rising and falling edges of the 6x clock. The ADS5271 provides internal references, or can optionally be driven with external references. Best performance can be achieved through the internal reference mode. The device is available in a PowerPAD TQFP-80 package and is specified over a −40°C to +85°C operating range. 6X ADCLK ADCLK PLL 1X ADCLK IN1P IN1N S/H IN2P IN2N S/H IN3P IN3N S/H IN4P IN4N S/H IN5P IN5N S/H IN6P IN6N S/H IN7P IN7N S/H IN8P IN8N S/H 12−Bit ADC 12−Bit ADC 12−Bit ADC 12−Bit ADC 12−Bit ADC 12−Bit ADC 12−Bit ADC 12−Bit ADC Serializer Serializer Serializer Serializer Serializer Serializer Serializer Serializer Reference Registers Control INT/EXT LCLKP LCLKN ADCLKP ADCLKN OUT1P OUT1N OUT2P OUT2N OUT3P OUT3N OUT4P OUT4N OUT5P OUT5N OUT6P OUT6N OUT7P OUT7N OUT8P OUT8N Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright  2004, Texas Instruments Incorporated www.ti.com 1 page ADS5271 www.ti.com SBAS313A − JUNE 2004 − REVISED JUNE 2004 SWITCHING CHARACTERISTICS TMIN = −40°C, TMAX = +85°C. Typical values are at TA = 25°C, clock frequency = maximum specified, 50% clock duty cycle, AVDD = 3.3V, LVDD = 3.3V, −1dBFS, internal voltage reference, and LVDS buffer current at 3.5mA per channel, unless otherwise noted. ADS5271 PARAMETER SWITCHING SPECIFICATIONS tD(A) tSAMPLE Aperture Delay Aperture Jitter (uncertainty) tD(pipeline) Latency tPROP Propagation Delay CONDITIONS MIN TYP MAX UNITS 20 50 ns 2.5 ns 1 ps 6.5 cycles 5 ns www.DataSheet4US.cEomRIAL INTERFACE TIMING Data is shifted in MSB first. ADCLK Outputs change on next rising clock edge after CS goes high. CS SCLK Start Sequence t1 t2 t3 SDATA MSB t4 t5 PARAMETER t1 t2 t3 t4 t5 D6 D5 D4 DESCRIPTION Serial CLK Period Serial CLK High Time Serial CLK Low Time Minimum Data Setup Time Minimum Data Hold Time Data latched on each rising edge of SCLK. D3 D2 D1 MIN TYP 50 13 13 5 5 D0 MAX UNIT ns ns ns ns ns 5 5 Page ADS5271 www.ti.com SBAS313A − JUNE 2004 − REVISED JUNE 2004 TYPICAL CHARACTERISTICS (continued) Typical values are at TA = 25°C, clock frequency = maximum specified, 50% clock duty cycle, AVDD = 3.3V, LVDD = 3.3V, −1dBFS, internal voltage reference, and LVDS buffer current at 3.5mA per channel, unless otherwise noted. 1.0 fIN = 5MHz 0.8 INTEGRAL NONLINEARITY 0.6 0.4 0.2 0 www.DataSheet4U.com−0.2 −0.4 −0.6 −0.8 −1.0 0 512 1024 1536 2048 2560 3072 3584 4096 Code 90 fIN = 5MHz 80 70 SWEPT INPUT POWER SNR (dBFS) 60 SFDR (dBc) 50 40 SNR (dBc) 30 20 10 0 −70 −60 −50 −40 −30 −20 Input Amplitude (dBFS) −10 0 90 fIN = 10MHz 80 70 SWEPT INPUT POWER SNR (dBFS) 60 50 SFDR (dBc) 40 30 SNR (dBc) 20 10 0 −70 −60 −50 −40 −30 −20 Input Amplitude (dBFS) −10 0 DYNAMIC PERFORMANCE vs DUTY CYCLE 95 fIN = 5MHz 90 SFDR 85 80 75 SNR 70 SINAD 65 60 20 30 40 50 60 70 Duty Cycle (%) 80 DYNAMIC PERFORMANCE vs INPUT FREQUENCY 95 90 SFDR 85 80 75 SNR 70 65 60 0 5 10 15 20 25 30 35 40 45 50 Input Frequency (MHz) DYNAMIC PERFORMANCE vs CLOCK FREQUENCY 95 fIN = 5MHz 90 SFDR 85 80 75 SNR 70 SINAD 65 60 55 50 15 20 25 30 35 40 45 50 55 60 Clock Frequency (MHz) 11 11 Page

Páginas	Total 19 Páginas
PDF Descargar	[ Datasheet ADS5271.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
ADS5270	8-Channel/ 12-Bit/ 40MSPS ADC with Serial LVDS Interface	Burr-Brown Corporation
ADS5270	8-Channel 12-Bit 40MSPS Analog-to-Digital Converter with Serial LVDS Interface (Rev. F)	Texas Instruments
ADS5270IPFP	8-Channel/ 12-Bit/ 40MSPS ADC with Serial LVDS Interface	Burr-Brown Corporation
ADS5270IPFPT	8-Channel/ 12-Bit/ 40MSPS ADC with Serial LVDS Interface	Burr-Brown Corporation

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar