DataSheetWiki


U630H04 fiches techniques PDF

ZMD - Hardstore 512x8 Nvsram

Numéro de référence U630H04
Description Hardstore 512x8 Nvsram
Fabricant ZMD 
Logo ZMD 





1 Page

No Preview Available !





U630H04 fiche technique
Preliminary
U630H04
HardStore 512 x 8 nvSRAM
Features
F High-performance CMOS nonvo-
latile static RAM 512 x 8 bits
F 25 and 45 ns Access Times
F 12 and 25 ns Output Enable
F Access Times
Unlimited Read and Write to
F SRAM
Hardware STORE Initiation
(STORE Cycle Time < 10 ms)
F Automatic STORE Timing
F 105 STORE cycles to EEPROM
F 10 years data retention in
EEPROM
F Automatic RECALL on Power Up
Fwww.DataSheet4HUa.crdowmare RECALL Initiation
F (RECALL Cycle Time < 20 µs)
Unlimited RECALL cycles from
EEPROM
F Single 5 V ± 10 % Operation
F Operating temperature ranges:
0 to 70°C
-40 to 85°C
F CECC 90000 Quality Standard
F ESD characterization according
MIL STD 883C M3015.7-HBM
F Packages: PDIP28 (300 mil)
PDIP28 (600 mil)
SOP28 (300 mil)
Description
The U630H04 has two separate
modes of operation: SRAM mode
and nonvolatile mode, determined
by the state of the NE pin.
In SRAM mode, the memory ope-
rates as an ordinary static RAM. In
nonvolatile operation, data is trans-
ferred in parallel from SRAM to
EEPROM or from EEPROM to
SRAM. In this mode SRAM
functions are disabled.
The U630H04 is a fast static RAM
(25 and 45 ns), with a nonvolatile
electrically erasable PROM
(EEPROM) element incorporated
in each static memory cell. The
SRAM can be read and written an
unlimited number of times, while
independent nonvolatile data resi-
des in EEPROM. Data transfers
from the SRAM to the EEPROM
(the STORE operation), or from the
EEPROM to the SRAM (the
RECALL operation) are initiated
through the state of the NE pin.
The U630H04 combines the high
performance and ease of use of a
fast SRAM with nonvolatile data
integrity.
Once a STORE cycle is initiated,
further input or output are disabled
until the cycle is completed.
Internally, RECALL is a two step
procedure. First, the SRAM data is
cleared and second, the nonvola-
tile information is transferred into
the SRAM cells.
The RECALL operation in no way
alters the data in the EEPROM
cells. The nonvolatile data can be
recalled an unlimited number of
times.
Pin Configuration
Pin Description
NE
n.c.
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1 28
2 27
3 26
4 25
5 24
6 23
7 PDIP 22
8 SOP 21
9 20
10 19
11 18
12 17
13 16
14 15
Top View
VCC
W
n.c.
A8
n.c.
n.c.
G
n.c.
E
DQ7
DQ6
DQ5
DQ4
DQ3
Signal Name
A0 - A8
DQ0 - DQ7
E
G
W
NE
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Nonvolatile Enable
Power Supply Voltage
Ground
December 12, 1997
1

PagesPages 14
Télécharger [ U630H04 ]


Fiche technique recommandé

No Description détaillée Fabricant
U630H04 Hardstore 512x8 Nvsram ZMD
ZMD

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche