|
|
PDF 49FL002T Data sheet ( Hoja de datos )
| Número de pieza | 49FL002T | |
| Descripción | PM49FL002T | |
| Fabricantes | PMC-Sierra | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 49FL002T (archivo pdf) en la parte inferior de esta página. Total 46 Páginas | ||
|
No Preview Available !
PMC
Pm49FL002 / Pm49FL004
2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
FEATURES
• Single Power Supply Operation
- Low voltage range: 3.0 V - 3.6 V
•
www.DataSheet4U.com -
-
Standard Intel Firmware Hub/LPC Inter-
face
Read compatible to Intel® 82802 Firmware
Hub devices
Conforms to Intel LPC Interface Specification
Revision 1.1
• Memory Configuration
- Pm49FL002: 256K x 8 (2 Mbit)
- Pm49FL004: 512K x 8 (4 Mbit)
• Cost Effective Sector/Block Architecture
- Pm49FL002: Sixty-four uniform 4 Kbyte
sectors, or sixteen uniform 16 Kbyte blocks
(sector group)
- Pm49FL004: One hundred and twenty-eight
uniform 4 Kbyte sectors, or eight uniform 64
Kbyte blocks (sector group)
• Top Boot Block
- Pm49FL002: 16 Kbyte top Boot Block
- Pm49FL004: 64 Kbyte top Boot Block
• Automatic Erase and Program Operation
- Build-in automatic program verification for
extended product endurance
- Typical 25 µs/byte programming time
- Typical 50 ms sector/block/chip erase time
• Two Configurable Interfaces
- In-System hardware interface: Auto detection
of Firmware Hub (FWH) or Low Pin Count
(LPC) memory cycle for in-system read and
write operations
- Address/Address-Multiplexed (A/A Mux)
interface for programming on EPROM Pro-
grammers during manufacturing
• Firmware HUB (FWH)/Low Pin Count
(LPC) Mode
- 33 MHz synchronous operation with PCI bus
- 5-signal communication interface for in-
system read and write operations
- Standard SDP Command Set
- Data# Polling and Toggle Bit features
- Register-based read and write protection for
each block (FWH mode only)
- 4 ID pins for multiple Flash chips selection
(FWH mode only)
- 5 GPI pins for General Purpose Input Register
- TBL# pin for hardware write protection to Boot
Block
- WP# pin for hardware write protection to whole
memory array except Boot Block
• Address/Address Multiplexed (A/A Mux)
Mode
- 11-pin multiplexed address and 8-pin data I/O
interface
- Supports fast programming on EPROM
programmers
- Standard SDP Command Set
- Data# Polling and Toggle Bit features
• Lower Power Consumption
- Typical 2 mA active read current
- Typical 7 mA program/erase current
• High Product Endurance
- Guarantee 100,000 program/erase cycles per
single sector (preliminary)
- Minimum 20 years data retention
• Compatible Pin-out and Packaging
- 32-pin (8 mm x 14 mm) VSOP
- 32-pin PLCC
- Optional lead-free (Pb-free) package
• Hardware Data Protection
Programmable Microelectronics Corp.
PMC and P-Flash are registered trademark of Programmable Microelectronics Corporation.
Intel is a registered trademark of Intel Corporation.
1
Issue Date: December, 2003 Rev:1.4
1 page  
PMC
PIN DESCRIPTIONS
Pm49FL002 / 004
SYMBOL
A[10:0]
R/C#
I/O[7:0]
www.DataSheet4U.com
WE#
OE#
IC
RST#
INIT#
GPI[4:0]
TBL#
WP#
FWH[3:0]
FWH4
LAD[3:0]
LFRAME#
CLK
ID[3:0]
VCC
GND
NC
RES
TYPE
I
I
I/O
I
I
I
I
I
I
I
I
I/O
I
I/O
I
I
I
Interface
PP FWH LPC
DESCRIPTION
Address Inputs: For inputing the multiplex addresses and commands in
X PP mode. Row and column addresses are latched during a read or
write cycle controlled by R/C# pin.
Row/Column Select: To indicate the row or column address in PP
X mode. When this pin goes low, the row address is latched. When this
pin goes high, the column address is latched.
Data Inputs/Outputs: Used for A/A Mux mode only, to input
X command/data during write operation and to output data during read
operation. The data pins float to tri-state when OE# is disabled.
X Write Enable: Activate the device for write operation. WE# is active low.
X
Output Enable: Control the device's output buffers during a read cycle.
OE# is active low.
Interface Configuration Select: This pin determines which mode is
selected. When pulls high, the device enters into A/A Mux mode. When
X X X pulls low, FWH/LPC mode is selected. This pin must be setup during
power-up or system reset, and stays no change during operation. This
pin is internally pulled down with a resistor between 20-100 KΩ.
X X X Reset: To reset the operation of the device and return to standby mode.
X
X
Initialize: This is a second reset pin for in-system use. INIT# or RST# pin
pulls low will initiate a device reset.
FWH/LPC General Purpose Inputs: Used to set the GPI_REG for
system design purpose only. The value of GPI_REG can be read
X
X
through FWH interface. These pins should be set at desired state
before the start of the PCI clock cycle for read operation and should
remain no change until the end of the read cycle. Unused GPI pins must
not be floated.
Top Block Lock: When pulls low, it enables the hardware write protection
X X for top boot block. When pulls high, it disables the hardware write
protection.
Write Protect: When pulls low, it enables the hardware write protection
X X to the memory array except the top boot block. When pulls high, it
disables hardware write protection.
X
FWH Address and Data: The major I/O pins for transmitting data,
addresses and command code in FWH mode.
X
FWH Input: To indicate the start of a FWH memory cycle operation.
Also used to abort a FHW memory cycle in progress.
X
LPC Address and Data: The major I/O pins for transmitting data,
addresses and command code in LPC mode.
X
LPC Frame: To indicate the start of a LPC memory cycle operation.
Also used to abort a LPC memory cycle in progress.
X
X
FWH/LPC Clock: To provide a synchronous clock for FWH and LPC
mode operations.
Identification Inputs: These four pins are part of the mechanism that
allows multiple FWH devices to be attached to the same bus. The
X
strapping of these pins is used to identify the component. The boot
device must have ID[3:0] = 0000b and it is recommended that all
subsequent devices should use sequential up-count strapping. These
pins are internally pulled-down with a resistor between 20-100 KΩ.
X X X Device Power Supply
X X X Ground
X X X No Connection
X X Reserved: Reserved function pins for future use.
Note: I = Input, O = Output
Programmable Microelectronics Corp. 5 Issue Date: December, 2003 Rev: 1.4
5 Page 
PMC
Pm49FL002 / 004
FWH MODE OPERATION (CONTINUED)
Table 3: FWH Memory Write Cycle Definition
Clock Cycle
1
www.DataSheet4U.com
2
3-9
10
11-12
13
14
15
16
17
Field
START
IDSEL
IMADDR
IMSIZE
DATA
TAR0
TAR1
RSYNC
TAR0
TAR1
FWH[3:0]
1110
0000 to
1111
YYYY
0000
YYYY
1111
1111
(float)
0000
(READY)
1111
1111
(float)
Direction Description
IN
Start of Cycle: "1110b" to indicate the start of a memory
write cycle.
ID Select Cycle: Indicates which FWH device should respond.
IN
If the IDSEL field matches the value set on ID[3:0] pins, then
the particular FWH device will respond to subsequent
commands.
Address Cycles: This is the 28-bit memory address. The
IN
addresses transfer most-significant nibble first and least-
significant nibble last. (i.e., A27 - 24 on FWH[3:0] first, and
A3 - A0 on FWH[3:0] last).
Memory Size Cycle: Indicates how many bytes will be or
IN transferred during multi-byte operations. The Pm49FL00x only
support "0000b" for one byte operation.
Data Cycles: The 8-bits data transferred with least-significant
IN nibble first and most-significant nibble last. (i.e., I/O3 - I/O0 on
LAD[3:0] first, then I/O7 - I/O4 on FWH[3:0] last).
IN then Turn-Around Cycle 0: The Intel ICH has driven the bus then
Float float it to all "1"s and then floats the bus.
Float then Turn-Around Cycle 1: The device takes control of the bus
OUT during this cycle.
OUT
Ready Sync: The FWH device indicates that it has received
the data or command.
OUT then Turn-Around Cycle 0: The FWH device has driven the bus
Float then float it to all "1"s and then floats the bus.
Float then Turn-Around Cycle 1: The Intel ICH resumes control of the bus
IN during this cycle.
FWH MEMORY WRITE CYCLE WAVEFORMS
CLK
RST# or INIT#
FWH4
FWH[3:0]
Memory
Write
Start
IDSEL
1110b ID[3:0] xxxxb
1 Clock 1 Clock
Address
IMSIZE
Data
TAR RSYNC TAR Next Start
x1xxb A[19:16] A[15:12] A[11:8] A[7:4] A[3:0] 0000b D[3:0] D[7:4] 1111b Tri-State 0000b 1111b Tri-State 1110b
Load Address in 7 Clocks
From Host to Device
1 Clock Load Data in 2 Clocks
2 Clocks
1 Clock
2 Clocks
From Device to Host
1 Clock
Programmable Microelectronics Corp. 11 Issue Date: December, 2003 Rev: 1.4
11 Page | ||
| Páginas | Total 46 Páginas | |
| PDF Descargar | [ Datasheet 49FL002T.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 49FL002T | PM49FL002T | PMC-Sierra |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |