DataSheetWiki


LH540203 fiches techniques PDF

Sharp Electrionic Components - CMOS 2048 x 9 Asynchronous FIFO

Numéro de référence LH540203
Description CMOS 2048 x 9 Asynchronous FIFO
Fabricant Sharp Electrionic Components 
Logo Sharp Electrionic Components 





1 Page

No Preview Available !





LH540203 fiche technique
LH540203
FEATURES
Fast Access Times: 15/20/25/35/50 ns
Fast-Fall-Through Time Architecture Based on
CMOS Dual-Port SRAM Technology
Input Port and Output Port Have Entirely
Independent Timing
Expandable in Width and Depth
Full, Half-Full, and Empty Status Flags
Data Retransmission Capability
TTL-Compatible I/O
Pin and Functionally Compatible with Sharp LH5498
and with Am/IDT/MS7203
Control Signals Assertive-LOW for Noise Immunity
Packages:
28-Pin, 300-mil PDIP
28-Pin, 300-mil SOJ *
32-Pin PLCC
PIN CONNECTIONS
28-PIN PDIP
28-PIN SOJ * W
D8
D3
D2
D1
D0
XI
FF
Q0
Q1
Q2
Q3
Q8
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28 VCC
TOP VIEW
27 D4
26 D5
25 D6
24 D7
23 FL/RT
22 RS
21 EF
20 XO/HF
19 Q7
18 Q6
17 Q5
16 Q4
15 R
540203-2D
Figure 1. Pin Connections for PDIP and
SOJ * Packages
CMOS 2048 × 9 Asynchronous FIFO
FUNCTIONAL DESCRIPTION
The LH540203 is a FIFO (First-In, First-Out) memory
device, based on fully-static CMOS dual-port SRAMtech-
nology, capable of storing up to 2048 nine-bit words. It
follows the industry-standard architecture and package
pinouts for nine-bit asynchronous FIFOs. Each nine-bit
LH540203 word may consist of a standard eight-bit byte,
together with a parity bit or a block-marking/framing bit.
The input and output ports operate entirely inde-
pendently of each other, unless the LH540203 becomes
either totally full or else totally empty. Data flow at a port
is initiated by asserting either of two asynchronous, as-
sertive-LOW control inputs: Write (W) for data entry at the
input port, or Read (R) for data retrieval at the output port.
Full, Half-Full, and Empty status flags monitor the
extent to which the internal memory has been filled. The
system may make use of these status outputs to avoid
the risk of data loss, which otherwise might occur either
by attempting to write additional words into an already-full
LH540203, or by attempting to read additional words from
an already-empty LH540203. When an LH540203 is
operating in a depth-cascaded configuration, the Half-Full
Flag is not available.
32-PIN PLCC
TOP VIEW
4 3 2 1 32 31 30
D2 5
D1 6
D0 7
XI 8
29 D6
28 D7
27 NC
26 FL/RT
FF 9
25 RS
Q0 10
24 EF
Q1 11
23 XO/HF
NC 12
22 Q7
Q2 13
21 Q6
14 15 16 17 18 19 20
NOTE: * = No external electrical connections are allowed.
540203-3D
Figure 2. Pin Connections for PLCC Package
* This is a final data sheet; except that all references to the SOJ package have Advance Information status.
1

PagesPages 17
Télécharger [ LH540203 ]


Fiche technique recommandé

No Description détaillée Fabricant
LH540202 CMOS 1024 x 9 Asynchronous FIFO Sharp Electrionic Components
Sharp Electrionic Components
LH540203 CMOS 2048 x 9 Asynchronous FIFO Sharp Electrionic Components
Sharp Electrionic Components
LH540204 CMOS 4096 x 9 Asynchronous FIFO Sharp Electrionic Components
Sharp Electrionic Components
LH540205 CMOS 8192 x 9 Asynchronous FIFO Sharp Electrionic Components
Sharp Electrionic Components

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche