|
|
PDF HA16163T Data sheet ( Hoja de datos )
| Número de pieza | HA16163T | |
| Descripción | Synchronous Phase Shift Full-Bridge Control IC | |
| Fabricantes | Renesas Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HA16163T (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
HA16163T
Synchronous Phase Shift Full-Bridge Control IC
Features
• High frequency operation; oscillator frequency = 2 MHz max.
• Full-bridge phase-shift switching circuit with adjustable delay times
• Integrated secondary synchronous rectification control with adjustable delay times
www.DataSheet•4U.cTohmree-level over current protection; pulse by pulse, timer Latch, one shot OCP
• Package: TSSOP-20
Application
• 48 V input isolated DC/DC converter
• Primary; Full-bridge circuit topology
• Secondary; current doubler or center-tapped rectification
Illustrative Circuit
+48V
REJ03F0001-0600
Rev.6.00
Jul 01, 2008
+
–
Vbias
FET
Driver
FET
Driver
FET Driver
FET
Driver
FET
Driver
FET Driver
VCC OUT OUT
-A -B
CS RAMP OUT OUT
-C -D
OUT OUT
-E -F
Optical feedback circuitry
COMP
VREF
FB
GND
DELAY DELAY DELAY
RT SYNC SS REMOTE -1 -2 -3
REJ03F0001-0600 Rev.6.00 Jul 01, 2008
Page 1 of 29
1 page  
HA16163T
Electrical Characteristics
(Ta = 25°C, Vcc = 12 V, RT = 33 kΩ, Rdelay = 51 kΩ, unless otherwise specified.)
Item
Symbol Min Typ Max Unit
Test Conditions
Supply
Start threshold
VH
9.0 9.8 10.6
V
Shutdown threshold
VL
7.3 7.9 8.5
V
UVLO hysteresis
Start-up current
dVUVL
Is
1.7 1.9 2.1
V
— 90 150 μA Vcc = 8.5V
Operating current
Icc
— 7 10 mA No load on VREF pin
VREF
Output voltage
Vref
4.9 5.0 5.1
V
Line regulation
Vref-line — 0 10 mV Vcc = 10V to 16V
Oscillator
www.DataSheet4U.com
Load regulation
Temperature stability
Oscillator frequency
Switching frequency
Vref-load
dVref/dTa
fosc
fsw
— 6 20 mV Iref = –1mA to –20mA
— ±80 *1 — ppm/°C Ta = –40 to 105°C
— 960 *1 —
kHz
412 480 547
kHz Measured on OUT-A, -B
Line stability
Temperature stability
fsw-line
dfsw/dTa
–1.5
—
0
±0.1 *1
1.5
—
%
%/°C
Vcc = 10V to 16V
Ta = –40 to 105°C
RT voltage
VRT
2.5 2.7 2.9
V
SYNC
Input threshold
Output high
Output low
VTH-SYNC
VOH-SYNC
VOL-SYNC
2.5 2.85 3.2
3.5 4.0 —
— 0.05 0.15
V
V RSYNC = 33kΩ to GND
V RSYNC = 33kΩ to VREF
Minimum input pulse
TI-MIN
50 — —
ns
Output pulse width
TO-SYNC
— 500 —
ns
Remote
On threshold voltage
VON
1.374
1.417
1.460
V
Off threshold voltage
VOFF
1.293
1.333
1.373
V
Input bias current
IREMOTE
0 0.4 2
μA REMOTE = 2V
Error
amplifier
FB input voltage
FB input current
Open-loop DC gain
Unity gain bandwidth
VFB
IFB
Av
BW
1.225
–1.0
—
—
1.250
0
80 *1
2 *1
1.275
1.0
—
—
V
μA
dB
MHz
FB and COMP are shorted
FB = 1.25V
Output source current
ISOURCE
–610
–430
–350
μA FB = 0.75V, COMP = 2V
Output sink current
ISINK
2.0 6.5 — mA FB = 1.75V, COMP = 2V
Output high voltage
VOH-EO
3.7 3.9 —
V FB = 0.75V, COMP; open
Output low voltage
Output clamp voltage *2
VOL-EO
VCLAMP-EO
—
–0.16
0.1
–0.07
0.4
0.0
V FB = 1.75V, COMP; open
V FB = 0.75V, COMP; open
SS = 1V
Notes: 1. Reference values for design. Not 100% tested in production.
2. VCLAMP-EO = VCOMP – SS voltage (1V)
REJ03F0001-0600 Rev.6.00 Jul 01, 2008
Page 5 of 29
5 Page 
HA16163T
Functional Description
Note: All voltage, current, time shown in the diagram is typical value unless otherwise noted.
UVLO
UVLO (Under Voltage Lockout Operation) is a function that halts operation of the IC in the event of a low IC power
supply voltage.
When IC operation is halted, the 5 V internal voltage generation circuit (VREF) halts, and therefore operation of
circuitry using VREF as the operating power supply halts. Circuit blocks other than UVLO use VREF as their
operating power supply. Therefore, the power supply current of the IC becomes equal to the current dissipated by the
UVLO circuit. The following graphs show the relationship between the VCC input current and VCC input voltage, and
between VREF and the VCC input voltage.
www.DataSheet4U.com
ICC
ICC
Is
0
VREF
5V
7.9V 8.5V 9.8V 12V
VCC
20V
0 7.9V 9.8V
VCC
20V
Figure 1
REMOTE
IC outputs (OUT-A through OUT-F) can be halted by means of the REMOTE pin. In this case, the IC output logic
level is low.
In the remote off state, VREF output is not halted, and therefore the current dissipation of the IC does not decrease to
the start-up level. Also, control by means of the REMOTE pin is not possible when the IC has been halted by UVLO.
The soft start capacitance is discharged in the remote off state. Therefore, operation begins from soft start mode when
the next remote on operation is performed. The relationship between the REMOTE pin and the operating mode of the
IC is shown in the following figure.
IC operating
mode
ON
OFF
0V
1.333V 1.417V
Figure 2
REMOTE
5V
REJ03F0001-0600 Rev.6.00 Jul 01, 2008
Page 11 of 29
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet HA16163T.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HA16163T | Synchronous Phase Shift Full-Bridge Control IC | Renesas Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |