DataSheetWiki


WCSS0232V1P fiches techniques PDF

Weida Semiconductor - 64K x 32 Synchronous-Pipelined Cache RAM

Numéro de référence WCSS0232V1P
Description 64K x 32 Synchronous-Pipelined Cache RAM
Fabricant Weida Semiconductor 
Logo Weida Semiconductor 





1 Page

No Preview Available !





WCSS0232V1P fiche technique
WCSS0232V1P
Revised: February 7, 2002
WCSS0232V1P
64K x 32 Synchronous-Pipelined Cache RAM
Features
• Supports 133-MHz bus for Pentium® and PowerPC™
operations with zero wait states
• Fully registered inputs and outputs for pipelined
operation
• 64K x 32 common I/O architecture
• Single 3.3V power supply
• Fast clock-to-output times
www.DataSheet4U.4c.o2mns (for 133-MHz device)
— 5.5 ns (for 100-MHz device)
— 7.0 ns (for 75-MHz device
• User-selectable burst counter supporting Intel®
Pentium interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• JEDEC-standard 100 TQFP pinout
• “ZZ” Sleep Mode option and Stop Clock option
Functional Description
The WCSS0232V1P is a 3.3V, 64K by 32 synchronous-pipe-
lined cache SRAM designed to support zero wait state sec-
ondary cache with minimal glue logic.
Logic Block Diagram
CLK
ADV
ADSC
ADSP
A[15:0]
GW
BWE
BW 3
BW2
16
MODE
(A[1:0]) 2
BURST Q0
CE COUNTER
CLR
Q1
Q
ADDRESS
CE
D
REGISTER
14
D DQ[31:24] Q
BYTEWRITE
REGISTERS
D DQ[23:16] Q
BYTEWRITE
REGISTERS
BW1
BW0
CE1
CE2
CE3
D DQ[15:8] Q
BYTEWRITE
REGISTERS
D DQ[7:0] Q
BYTEWRITE
REGISTERS
D
CE
ENABLE
REGISTER
Q
CLK
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. Max-
imum access delay from the clock rise is 4.2 ns (133-MHz
device).
The WCSS0232V1P supports either the interleaved burst se-
quence used by the Intel Pentium processor or a linear burst
sequence used by processors such as the PowerPC. The
burst sequence is selected through the MODE pin. Accesses
can be initiated by asserting either the Processor Address
Strobe (ADSP) or the Controller Address Strobe (ADSC) at
clock rise. Address advancement through the burst sequence
is controlled by the ADV input. A 2-bit on-chip wraparound
burst counter captures the first address in a burst sequence
and automatically increments the address for the rest of the
burst access.
Byte write operations are qualified with the four Byte Write
Select (BW[3:0]) inputs. A Global Write Enable (GW) overrides
all byte write inputs and writes data to all four bytes. All writes
are conducted with on-chip synchronous self-timed write cir-
cuitry.
Three synchronous Chip Selects (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide for easy bank se-
lection and output three-state control. In order to provide prop-
er data during depth expansion, OE is masked during the first
clock of a read cycle when emerging from a deselected state.
14 16
64KX32
MEMORY
ARRAY
32 32
DQ
ENABLE DELAY
REGISTER
CLK
OUTPUT
REGISTERS
CLK
INPUT
REGISTERS
CLK
OE
ZZ SLEEP
CONTROL
DQ[31:0]
Intel and Pentium are registered trademarks of Intel Corporation.
PowerPC is a trademark of IBM Corporation.
February 7, 2002

PagesPages 14
Télécharger [ WCSS0232V1P ]


Fiche technique recommandé

No Description détaillée Fabricant
WCSS0232V1P 64K x 32 Synchronous-Pipelined Cache RAM Weida Semiconductor
Weida Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche