|
|
PDF M67204H Data sheet ( Hoja de datos )
| Número de pieza | M67204H | |
| Descripción | Rad Tolerant High Speed 4Kx9 CMOS Parallel Fifo | |
| Fabricantes | ATMEL Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M67204H (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
Features
• First-in First-out Dual Port Memory
• 4096-bit x 9 Organization
• Fast Flag and Access Times: 15, 30 ns
• Wide Temperature Range: -55°C to +125°C
• Fully Expandable by Word Width or Depth
• Asynchronous Read/Write Operations
• Empty, Full and Half Flags in Single Device Mode
• Retransmit Capability
• Bi-directional Applications
• Battery Backup Operation: 2V Data Retention
• TTL Compatible
• Single 5V ± 10% Power Supply
• No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm2
www.Da•taTSehseteet4dUu.cpomto a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019
• QML Q and V with SMD 5962-89568
• ESCC B with specification 9301/049
Description
The M67204H implements a first-in first-out algorithm, featuring asynchronous
read/write operations. The FULL and EMPTY flags prevent data overflow and under-
flow. The expansion logic allows unlimited expansion in word size and depth with no
timing penalties. Twin address pointers automatically generate internal read and write
addresses, and no external address information is required for the Atmel FIFOs.
address pointers are automatically incremented with the write pin and read pin. The 9
bits wide data are used in data communications applications where a parity bit for
error checking is necessary. The retransmit pin reset the read pointer to zero without
affecting the write pointer. This is very useful for retransmitting data when an error is
detected in the system.
Using an array of eight transistors (8T) memory cell, the M67204H combines an
extremely low standby supply current (typ = 0.1 µA) with a fast access time at 15 ns
over the full temperature range. All versions offer battery backup data retention capa-
bility with a typical power consumption at less than 2 µW.
The M67204H is processed according to the methods of the latest revision of the MIL
PRF 38535 (Q and V) or ESA SCC 9000.
Rad. Tolerant
High Speed
4 Kb x 9
Parallel FIFO
M67204H
4141I–AERO–06/04
1 page  
M67204H
Expansion Out/Half-full
Flag (XO/HF)
Data Output
www.DataSheet4U.com
(Q0
-
Q8)
This is a dual-purpose output. In the single device mode, when Expansion In (XI) is con-
nected to ground, this output acts as an indication of a half-full memory.
After half the memory is filled and on the falling edge of the next write operation, the
Half-Full Flag (HF) will be set to low and will remain set until the difference between the
write and read pointers is less than or equal to half of the total memory of the device.
The Half-Full Flag (HF) is then reset by the rising edge of the read operation.
In the Depth Expansion Mode, Expansion In (XI) is connected to Expansion Out (XO) of
the previous device. This output acts as a signal to the next device in the Daisy Chain by
providing a pulse to the next device when the previous device reaches the last memory
location.
DATA output for 9-bit wide data. This data is in a high impedance condition whenever
Read (R) is in a high state.
4141I–AERO–06/04
5
5 Page 
AC Parameters
AC Test Conditions
www.DataSheet4U.com
Input pulse levels: Gnd to 3.0V
Input rise/Fall times: 5 ns
Input timing reference levels: 1.5V
Output reference levels: 1.5V
Output load: See Figure 7
Figure 7. Output Load
M67204H
Table 4. AC Test Conditions
Symbol (1)
Read Cycle
TRLRL
TRLQV
TRHRL
TRLRH
TRLQX
TWHQX
TRHQX
TRHQZ
Write Cycle
TWLWL
TWLWH
TWHWL
TDVWH
TWHDX
Reset Cycle
TRSLWL
TRSLRSH
TWHRSH
Symbol (2)
tRC
tA
tRR
tRPW
tRLZ
tWLZ
tDV
tRHZ
tWC
tWPW
tWR
tDS
tDH
tRSC
tRS
tRSS
Parameter (3) (4)
Read cycle time
Access time
Read recovery time
Read pulse width (5)
Read low to data low Z (6)
Write high to data low Z (6) (7)
Data valid from read high
Read high to data high Z (6)
Write cycle time
Write pulse width(5)
Write recovery time
Data set-up time
Data hold time
Reset cycle time
Reset pulse width (5)
Reset set-up time
4141I–AERO–06/04
M67204H- 15
Min.
Max.
M67204H- 30
Min.
Max.
Unit
25 - 40 - ns
15 30 ns
10 - 10 - ns
15 - 30 - ns
0 - 5 - ns
3 - 5 - ns
5 - 5 - ns
- 15 - 20 ns
25 - 40 - ns
15 - 30 - ns
10 - 10 - ns
9 - 18 - ns
0 - 0 - ns
25 - 40 - ns
15 - 30 - ns
20 - 30 - ns
11
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet M67204H.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M67204F | (M6720xxF) Rad Tolerant High Speed 16Kx9 Parallel Fifo | ATMEL Corporation |
| M67204H | Rad Tolerant High Speed 4Kx9 CMOS Parallel Fifo | ATMEL Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |