|
|
PDF W3DG6433V-D1 Data sheet ( Hoja de datos )
| Número de pieza | W3DG6433V-D1 | |
| Descripción | SDRAM UNBUFFERED | |
| Fabricantes | White Electronic Designs | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de W3DG6433V-D1 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
White Electronic Designs
W3DG6433V-D1
256MB – 32Mx64 SDRAM, UNBUFFERED
FEATURES
Burst Mode Operation
Auto and Self Refresh capability
LVTTL compatible inputs and outputs
Serial Presence Detect with EEPROM
Fully synchronous: All signals are registered on the positive
edge of the system clock
Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
3.3V± 0.3V Power Supply
144 Pin SO-DIMM
• D1: 27.94mm (1.10”)
DESCRIPTION
The W3DG6433V is a 32Mx64 synchronous DRAM module
which consists of four 32Mx16 SDRAM components
in TSOP II package, and one 2Kb EEPROM in an 8
pin TSSOP package for Serial Presence Detect which
are mounted on a 144 pin SO-DIMM multilayer FR4
Substrate.
* This product is subject to change without notice.
www.NDOaTEt:aCSo•nhsLueeltafdea-cFttor4eryeUfPorr.oacdvuaociltasmbility of:
• Vendor source control options
• Industrial temperature option
PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)
PINOUT
PIN FRONT PIN BACK PIN FRONT PIN BACK PIN BACK PIN BACK
1 VSS 2 VSS 49 DQ13 50 DQ45 97 DQ22 98 DQ54
3 DQ0 4 DQ32 51 DQ14 52 DQ46 99 DQ23 100 DQ55
5 DQ1 6 DQ33 53 DQ15 54 DQ47 101 VCC 102 VCC
7 DQ2 8 DQ34 55 VSS 56 VSS 103 A6 104 A7
9 DQ3 10 DQ35 57 NC 58 NC 105 A8 106 BA0
11 VCC 12 VCC 59 NC 60 NC 107 VSS 108 VSS
13 DQ4 14 DQ36 61 CLK0 62 CKE0 109 A9 110 BA1
15 DQ5 16 DQ37 63 VCC 64 VCC 111 A10/AP 112 A11
17 DQ6 18 DQ38 65 RAS# 66 CAS# 113 VCC 114 VCC
19 DQ7 20 DQ39 67 WE# 68 NC 115 DQMB2 116 DQMB6
21 VSS 22 VSS 69 CS0# 70 A12 117 DQMB3 118 DQMB7
23 DQMB0 24 DQMB4 71 NC 72 NC 119 VSS 120 VSS
25 DQMB1 26 DQMB5 73 DNU 74 NC 121 DQ24 122 DQ56
27 VCC 28 VCC 75 VSS 76 VSS 123 DQ25 124 DQ57
29 A0 30 A3 77 NC 78 NC 125 DQ26 126 DQ58
31 A1 32 A4 79 NC 80 NC 127 DQ27 128 DQ59
33 A2 34 A5 81 VCC 82 VCC 129 VCC 130 VCC
35 VSS 36 VSS 83 DQ16 84 DQ48 131 DQ28 132 DQ60
37 DQ8 38 DQ40 85 DQ17 86 DQ49 133 DQ29 134 DQ61
39 DQ9 40 DQ41 87 DQ18 88 DQ50 135 DQ30 136 DQ62
41 DQ10 42 DQ42 89 DQ19 90 DQ51 137 DQ31 138 DQ63
43 DQ11 44 DQ43 91 VSS 92 VSS 139 VSS 140 VSS
45 VCC 46 VCC 93 DQ20 94 DQ52 141 SDA** 142 SCL**
47 DQ12 48 DQ44 95 DQ21 96 DQ53 143 VCC 144 VCC
PIN NAMES
A0 – A12 Address Input (Multiplexed)
BA0-1
Select Bank
DQ0-63 Data Input/Output
CLK0
Clock Input
CKE0
Clock Enable Input
CS0#
Chip Select Input
RAS#
Row Address Strobe
CAS#
Column Address Strobe
WE# Write Enable
DQMB0-7 DQM
VCC Power Supply (3.3V)
VSS Ground
SDA Serial Data I/O
SCL Serial Clock
DNU Do Not Use
NC No Connect
** These pins should be NC in the system which
does not support SPD.
March 2005
Rev. 3
1 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
1 page  
White Electronic Designs
W3DG6433V-D1
Parameter
AC input levels (VIH/VIL)
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
AC OPERATING TEST CONDITIONS
VCC = 3.3V ± 0.3V, 0 ≤ TA ≤ 70°C
Value
2.4/0.4
1.4
tR/tF = 1/1
1.4
Unit
V
V
ns
V
www.DataSheet4U.com
Parameter
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Symbol
Version
7.5, 10
Unit
Row active to row active delay
tRRD (min)
15
ns
RAS# to CAS# delay
tRCD (min)
20
ns
Row precharge time
tRP (min) 20 ns
Row active time
tRAS (min)
tRAS (max)
45
100
ns
us
Row cycle time
tRC (min) 65 ns
Last data in to row precharge
tRDL (min)
2 CLK
Last data in to Active delay
tDAL (min)
2 CLK + tRP
—
Last data in to new col. address delay
tCDL (min)
1 CLK
Last data in to burst stop
tBDL (min)
1 CLK
Col. address to col. address delay
tCCD (min) 1 CLK
Number of valid output data
CAS latency=3
CAS latency=2
2
ea
1
Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Note
1
1
1
1
1
2
2
2
3
4
March 2005
Rev. 3
5 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet W3DG6433V-D1.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| W3DG6433V-D1 | SDRAM UNBUFFERED | White Electronic Designs |
| W3DG6433V-D2 | SDRAM UNBUFFERED | White Electronic Designs |
| W3DG6433V-D2 | 256MB- 32Mx64 SDRAM UNBUFFERED |  White Electronic Designs Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |