DataSheetWiki


ICS9LPR501 fiches techniques PDF

Integrated Device Technology - 64-pin CK505 w/Fully Integrated Voltage Regulator

Numéro de référence ICS9LPR501
Description 64-pin CK505 w/Fully Integrated Voltage Regulator
Fabricant Integrated Device Technology 
Logo Integrated Device Technology 





1 Page

No Preview Available !





ICS9LPR501 fiche technique
Integrated
Circuit
Systems, Inc.
ICS9LPR501
64-pin CK505 w/Fully Integrated Voltage Regulator
Recommended Application:
CK505 compliant clock with fully integrated voltage regulator
Output Features:
• 2 - CPU differential low power push-pull pairs
• 10 - SRC differential low power push-pull pairs
• 1 - CPU/SRC selectable differential low power push-pull
www.DataSheet4U.cpoamir
• 1 - SRC/DOT selectable differential low power push-pull
pair
• 5 - PCI, 33MHz
• 1 - PCI_F, 33MHz free running
• 1 - USB, 48MHz
• 1 - REF, 14.318MHz
Key Specifications:
• CPU outputs cycle-cycle jitter < 85ps
• SRC output cycle-cycle jitter < 125ps
• PCI outputs cycle-cycle jitter < 250ps
• +/- 100ppm frequency accuracy on CPU & SRC clocks
Features/Benefits:
• Does not require external pass transistor for voltage
regulator
• Supports spread spectrum modulation, default is 0.5%
down spread
• Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
• Selectable between one SRC differential push-pull pair
and two single-ended outputs
Pin Configuration
PCI0/CR#_A 1
VDDPCI 2
PCI1/CR#_B 3
PCI2/TME 4
PCI3 5
PCI4/SRC5_EN 6
PCI_F5/ITP_EN 7
GNDPCI 8
VDD48 9
USB_48MHz/FSLA 10
GND48 11
VDD96_IO 12
DOTT_96/SRCT0 13
DOTC_96/SRCC0 14
GND 15
VDD 16
SRCT1/SE1 17
SRCC1/SE2 18
GND 19
VDDPLL3_IO 20
SRCT2/SATAT 21
SRCC2/SATAC 22
GNDSRC 23
SRCT3/CR#_C 24
SRCC3/CR#_D 25
VDDSRC_IO 26
SRCT4 27
SRCC4 28
GNDSRC 29
SRCT9 30
SRCC9 31
SRCC11/CR#_G 32
64 SCLK
63 SDATA
62 REF0/FSLC/TEST_SEL
61 VDDREF
60 X1
59 X2
58 GNDREF
57 FSLB/TEST_MODE
56 CK_PWRGD/PD#
55 VDDCPU
54 CPUT0
53 CPUC0
52 GNDCPU
51 CPUT1_F
50 CPUC1_F
49 VDDCPU_IO
48 NC
47 CPUT2_ITP/SRCT8
46 CPUC2_ITP/SRCC8
45 VDDSRC_IO
44 SRCT7/CR#_F
43 SRCC7/CR#_E
42 GNDSRC
41 SRCT6
40 SRCC6
39 VDDSRC
38 PCI_STOP#/SRCT5
37 CPU_STOP#/SRCC5
36 VDDSRC_IO
35 SRCC10
34 SRCT10
33 SRCT11/CR#_H
64-pin TSSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
Table 1: CPU Frequency Select Table
FSLC2
B0b7
FSLB1
B0b6
FSLA1
B0b5
CPU
MHz
SRC
MHz
PCI REF
MHz MHz
0 0 0 266.66
0 0 1 133.33
0 1 0 200.00
0 1 1 166.66 100.00 33.33 14.318
1 0 0 333.33
1 0 1 100.00
1 1 0 400.00
11 1
Reserved
1. FSLA and FSLB are low-threshold inputs.Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FSLC is a three-level input. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
USB
MHz
48.00
DOT
MHz
96.00
1118F—11/06/07

PagesPages 22
Télécharger [ ICS9LPR501 ]


Fiche technique recommandé

No Description détaillée Fabricant
ICS9LPR501 64-pin CK505 w/Fully Integrated Voltage Regulator ICS
ICS
ICS9LPR501 64-pin CK505 w/Fully Integrated Voltage Regulator Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche