DataSheetWiki


UT7R995 fiches techniques PDF

Aeroflex Circuit Technology - RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer

Numéro de référence UT7R995
Description RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer
Fabricant Aeroflex Circuit Technology 
Logo Aeroflex Circuit Technology 





1 Page

No Preview Available !





UT7R995 fiche technique
Standard Products
UT7R995 & UT7R995C RadClockTM
RadHard 2.5V/3.3V 200MHz High-Speed
Multi-phase PLL Clock Buffer
Datasheet
February, 2007
FEATURES:
+3.3V Core Power Supply
+2.5V or +3.3V Clock Output Power Supply
www.DataSheet4U- .Icnodmependent Clock Output Bank Power Supplies
Output frequency range: 6 MHz to 200 MHz
Bank pair output-output skew < 100 ps
Cycle-cycle jitter < 50 ps
50% ± 2% maximum output duty cycle at 100MHz
Eight LVTTL outputs with selectable drive strength
Selectable positive- or negative-edge synchronization
Selectable phase-locked loop (PLL) frequency range and
lock indicator
Phase adjustments in 625 to 1300 ps steps up to ± 7.8 ns
(1-6,8,10,12) x multiply and (1/2,1/4) x divide ratios
Compatible with Spread-Spectrum reference clocks
Power-down mode
Selectable reference input divider
Radiation performance
- Total-dose tolerance: 100 krad (Si)
- SEL Immune to a LET of 109 MeV-cm2/mg
- SEU Immune to a LET of 109 MeV-cm2/mg
Military temperature range: -55oC to +125oC
Extended industrial temp: -40oC to +125oC
Packaging options:
- 48-Lead Ceramic Flatpack
Standard Microcircuit Drawing: 5962-05214
- QML-Q and QML-V compliant part
INTRODUCTION:
The UT7R995/UT7R995C is a low-voltage, low-power, eight-
output, 6-to-200 MHz clock driver. It features output phase
programmability which is necessary to optimize the timing of
high-performance microprocessor and communication sys-
tems.
The user programs both the frequency and the phase of the out-
put banks through nF[1:0] and DS[1:0] pins. The adjustable
phase feature allows the user to skew the outputs to lead or lag
the reference clock. Connect any one of the outputs to the
feedback input to achieve different reference frequency multi-
plication and division ratios.
The devices also feature split output bank power supplies that
enable banks 1 & 2, bank 3, and bank 4 to operate at a different
power supply levels. The ternary PE/HD pin controls the syn-
chronization of output signals to either the rising or the falling
edge of the reference clock and selects the drive strength of the
output buffers. The UT7R995 and UT7R995C both interface
to a digital clock while the UT7R995C will also interface to a
quartz crystal.
4F0
4F1
sOE
PD/DIV
PE/HD
VDD
VDDQ3
3Q1
3Q0
VSS
VSS
VDD
FB
VDD
VSS
VSS
2Q1
2Q0
VDDQ1
LOCK
VSS
DS0
DS1
1F0
1 48
2 47
3 46
4 45
5 44
6 43
7 42
8 41
9 40
10 39
11 UT7R995 38
12 & 37
13 UT7R995C 36
14 35
15 34
16 33
17 32
18 31
19 30
20 29
21 28
22 27
23 26
24 25
3F1
3F0
FS
VSS
VSS
VDDQ4
4Q1
4Q0
VSS
VSS
VDD
XTAL1
NC/XTAL2
VDD
VSS
VSS
1Q1
1Q0
VDDQ1
VSS
TEST
2F1
2F0
1F1
Figure 1. 48-Lead Ceramic Flatpack Pin Description
1

PagesPages 22
Télécharger [ UT7R995 ]


Fiche technique recommandé

No Description détaillée Fabricant
UT7R995 RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer Aeroflex Circuit Technology
Aeroflex Circuit Technology
UT7R995C RadHard 2.5V/3.3V 200MHz High-Speed Multi-phase PLL Clock Buffer Aeroflex Circuit Technology
Aeroflex Circuit Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche