|
|
PDF EK7308 Data sheet ( Hoja de datos )
| Número de pieza | EK7308 | |
| Descripción | 240-Output Gate Driver /COG/2 Level | |
| Fabricantes | Eureka Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de EK7308 (archivo pdf) en la parte inferior de esta página. Total 14 Páginas | ||
|
No Preview Available !
文件名稱 DOC Title ：
EK7308 Preliminary DATA SHEET
文件編號 DOC NO ：TDS7308-01
版 本 REV ：0.1
頁 次 Page ： 1 / 1
文件制/修訂㆒覽表 Revision History
版本 修訂日期 生效日期
REV. REV Date Eff. Date
www.DataShee0t4.1U.com2003/06/09 2003/06/19
修訂頁次
REV. Page
制/修訂項目/ 內容
Revise item / Content
New Issue
1 page  
EUREKA
4. PIN FUNCTION DESCRIPTIONS
Table 1. Pad description
EK7308
Pad Name I/O
Function
DESCRIPTION
X1-X240
www.DataSheet4U.com
PATH
O
TFT gate driver
output
--
Under the control of the shift register data, OE1 or OE2 or OE3, and
DIO1 or DIO2, the driver outputs are VGG or VEE and change their
value at the rising edge of FX
Short internally
X0, X241
-
- LCD panel auxiliary pins. This pins output VEE level.
VEE - Supply
Negative power supply for Level shifters. Chip ground
VSS
RL
DIO1
DIO2
XDON
FX
OE1
OE2
OE3
- Supply
Logic ground, Reference of the voltages
I
Shift direction
selection signal
RL = “H” : X1 to X240 (Shift left)
RL = “L” : X240 to X1 (Shift right)
I/O
Start pulse input
and output
I
Negative active
input pin
DIO1
DIO2
RL = “H”
RL = “L”
Input
Output
Output
Input
When XDON = “L” then the driver outputs are at the VGG level
independence of any other input or register value.
I
Shift register clock The start pulse is sampled at the rising edge of FX,
input
The carry pulse changes at the falling edge of FX.
I
Negative active
input pin
When OEN = “H” then the associated outputs are set to VEE
independent of the register data. This function is not synchronized
with FX.
VDD - Supply
Logic positive power
VGG - Supply
High voltage power and TFT driver output high level
June 2003
- 3 - Preliminary Rev 0.1
5 Page 
EUREKA
EK7308
6. ABSOLUTE MAXIMUM RATINGS
Table 4. Absolute Maximum Ratings
In accordance with the Absolute Maximum Ratings System (IEC 134); See notes 1 and 2
Parameter
Symbol
Applicable Pins
Ratings
Unit
NOTE
Supply voltage(1)
VDD
VDD
VSS -0.3 to +7.0
V
www.DaStuaSphpeleyt4vUo.lctaomge(2)
VGG
VEE
VGG
VEE
-0.3 to +45.0
VGG -45 to +0.3
V
V
1, 2
Input voltage
VI
EO1, EO2, EO3, DIO1
DIO2, RL, FX, XDON
VSS -0.3 to VDD+0.3
V
Storage
temperature
Tstg
-45 to +125
℃
Notes:
1. Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device
2. Parameters are valid over operating temperature range unless otherwise specified.
RECOMMENDED OPERATING CONDITIONS
Table 5. Recommended operating conditions
Parameter
Symbol
Applicable pins
Min.
Supply voltage(1)
Supply voltage(2)
Supply voltage(3)
Operating temperature
VDD
VGG
VEE
TOPR
VDD +2.7
VGG +7.0
VEE -16
-20
Notes:
1. All voltages are with respect to VSS unless otherwise noted (0 V).
2. Ensure that voltages are set such that VEE ≤ VSS < VDD< VGG.
Typ.
Max.
+5.5
+25
-5
+75
Unit Notes
V
V 1, 2
V
℃
June 2003
- 9 - Preliminary Rev 0.1
11 Page | ||
| Páginas | Total 14 Páginas | |
| PDF Descargar | [ Datasheet EK7308.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| EK7304 | 256-Output Gate Driver /TCP/2 Level | Eureka Microelectronics |
| EK7307 | 240-Output Gate Driver /COG/2 Level | Eureka Microelectronics |
| EK7308 | 240-Output Gate Driver /COG/2 Level | Eureka Microelectronics |
| EK7309 | 256-Output Gate Driver /COF/2 Level | Eureka Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |