DataSheetWiki


V7001 fiches techniques PDF

Qualcore - SDR-SDRAM Memory Controller

Numéro de référence V7001
Description SDR-SDRAM Memory Controller
Fabricant Qualcore 
Logo Qualcore 





1 Page

No Preview Available !





V7001 fiche technique
www.DataSheet4U.com
V7001
SDR-SDRAM Memory Controller
Features
• JEDEC standard SDR-SDRAM supported
• Transaction pipeline for maximum utilization of the Mem-
ory Bus
• 3 Request buffers for transaction pipeline
• Supports CAS latencies of 1, 2 and 3
• 4 or 8 beat burst transactions supported
• Supports up to 4 chip selects of Memory devices
• Page mode support for up to 16 open pages
• Supports flexible Row and Column addressing
• Supports up to 4GB of Memory Address space
• Supports Registered DIMM Mode
• Supports Auto Refresh and Self Refresh
• Refresh for populated banks only
• Automatic Refresh of idle slots
• Interrupt generation for invalid address requests
• Programmable Refresh rate
• Programmable timing parameters
• Configuration register read/ write interface fully complies
with standard OCP Slave (basic signals)
• Configurable 8/16/32/64-bit OCP Slave interface for regis-
ter configuration
• Configurable 8/16/32/64-bit memory data bus interface for
data transfers
Functional Overview
SDR is a very high performance memory controller to
interface with SDR-SDRAM memory devices. It is having
three bus interfaces, Memory interface, Configuration
bus interface and Host interface. Configuration bus and
Host Interface are to communicate with the Host. The
configuration bus facilitates to program the internal SDR
configuration registers. And the Host bus is used to ini-
tiate the actual memory data transactions. Host places
the Read/Write requests on this bus and the SDR core
correspondingly performs the data transactions. This bus
width is same as the memory data bus width. The typical
usage of the core in system is shown in Fig 1: V7001
Megacell in a Typical System.
The SDR core is having three internal request buffers
which can store three different transaction requests from
the Host. Even though the response to the Host is in
order with reference to transaction launching, all the
transactions in the internal request buffers will be pipe-
lined for effective utilization of the SDRAM Memory Bus
interface. Because of processing three requests at same
time, the required commands can be launched for all the
three requests at appropriate time to achieve the maxi-
mum data bandwidth.
The SDR supports up to 4 chip selects and each chip
select address range is programmable. Interrupt can be
asserted if the requested address is not falling in any of
the chip select address range or when there is an over-
lap between two chip select address ranges. The exter-
nal interfaces to the core are indicated in Fig 2: V7001
Megacell I/O Diagram
Proc1
Arbiter
V7001
Memory
Controller
Local Port
Controller
Fig 1: V7001 Megacell in a Typical System
SDR-SDRAM
SRAM
ROM
FLASH
Port-X

PagesPages 2
Télécharger [ V7001 ]


Fiche technique recommandé

No Description détaillée Fabricant
V7001 SDR-SDRAM Memory Controller Qualcore
Qualcore
V700ME02 OSCILLATOR Z-Communications
Z-Communications
V700ME04 OSCILLATOR Z-Communications
Z-Communications

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche