|
|
PDF UDA1341TS Data sheet ( Hoja de datos )
| Número de pieza | UDA1341TS | |
| Descripción | Economy audio CODEC | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UDA1341TS (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
INTEGRATED CIRCUITS
DATA SHEET
UDA1341TS
Economy audio CODEC for
MiniDisc (MD) home stereo and
portable applications
Preliminary specification
File under Integrated Circuits, IC22
1998 Dec 18
1 page  
www.DataSheet4U.com
Philips Semiconductors
Economy audio CODEC for MiniDisc (MD)
home stereo and portable applications
5 BLOCK DIAGRAM
Preliminary specification
UDA1341TS
handbook, full pagewidth
VDDA(ADC) VSSA(ADC) VDDD VSSD
VADCP VADCN
VINL2
VINL1
3
1
10 11
75
68
PGA
2 0 dB/6 dB
SWITCH
ADC2
ADC1
ADC2
PGA
0 dB/6 dB
SWITCH
ADC1
4
VINR2
VINR1
UDA1341TS
DIGITAL AGC
22
AGCSTAT
DATAO
BCK
WS
DATAI
18
16
17
19
QMUTE
23
28
Vref
VOUTL
26
25
VDDA(DAC)
DIGITAL MIXER
DECIMATION FILTER
DIGITAL INTERFACE
DSP FEATURES
INTERPOLATION FILTER
NOISE SHAPER
DAC
DAC
9
L3-BUS
INTERFACE
13
14
15
OVERFL
L3MODE
L3CLOCK
L3DATA
12
PEAK
DETECTOR
20
21
SYSCLK
TEST1
TEST2
24
27
VSSA(DAC)
VOUTR
MGR427
1998 Dec 18
Fig.1 Block diagram.
5
5 Page 
www.DataSheet4U.com
Philips Semiconductors
Economy audio CODEC for MiniDisc (MD)
home stereo and portable applications
Preliminary specification
UDA1341TS
Table 4 Selection of data transfer
BIT 1 BIT 0 MODE
TRANSFER
0 0 DATA0 direct addressing registers: volume, bass boost, treble, peak detection position,
de-emphasis, mute and mode
extended addressing registers: digital mixer control, AGC control, MIC sensitivity control,
input gain, AGC time constant and AGC output level
0 1 DATA1 peak level value read-out (information from UDA1341TS to microcontroller)
1 0 STATUS reset, system clock frequency, data input format, DC-filter, input gain switch, output gain
switch, polarity control, double speed and power control
1 1 not used
handbook, full pagewidth
L3MODE
L3CLOCK
L3DATA
th(L3)A
tsu(L3)A
tCLK(L3)L
tCLK(L3)H
tsu(L3)DA
BIT 0
th(L3)DA
tsu(L3)A
th(L3)A
Tcy(CLK)(L3)
BIT 7
MGR431
Fig.5 Timing address mode.
1998 Dec 18
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet UDA1341TS.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UDA1341TS | Economy audio CODEC | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |