ICSSSTUAH32865A Datasheet PDF - IDT
| Part Number | ICSSSTUAH32865A | |
| Description | 25-BIT CONFIGURABLE REGISTERED BUFFER | |
| Manufacturers | IDT | |
| Logo |  |
|
|
There is a preview and ICSSSTUAH32865A download ( pdf file ) link at the bottom of this page. Total 17 Pages | ||
Preview 1 page No Preview Available !
www.DataSheet4U.com
DATASHEET
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
IDT74SSTUBH32865A
Description
This 28-bit 1:2 registered buffer with parity is designed for
1.7V to 1.9V VDD operation.
All clock and data inputs are compatible with the JEDEC
standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8 V CMOS drivers that have been optimized
to drive the DDR2 DIMM load. The IDT74SSTUBH32865A
operates from a differential clock (CLK and CLK). Data are
registered at the crossing of CLK going high, and CLK
going low.
The device supports low-power standby operation. When
the reset input (RESET) is low, the differential input
receivers are disabled, and undriven (floating) data, clock
and reference voltage (VREF) inputs are allowed. In
addition, when RESET is low all registers are reset, and all
outputs except PTYERR are forced low. The LVCMOS
RESET input must always be held at a valid logic high or
low level.
To ensure defined outputs from the register before a stable
clock has been supplied, RESET must be held in the low
state during power up.
In the DDR2 RDIMM application, RESET is specified to be
completely asynchronous with respect to CLK and CLK.
Therefore, no timing relationship can be guaranteed
between the two. When entering reset, the register will be
cleared and the outputs will be driven low quickly, relative to
the time to disable the differential input receivers. However,
when coming out of reset, the register will become active
quickly, relative to the time to enable the differential input
receivers. As long as the data inputs are low, and the clock
is stable during the time from the low-to-high transition of
RESET until the input receivers are fully enabled, the
design of the IDT74SSTUBH32865A must ensure that the
outputs will remain low, thus ensuring no glitches on the
output.
The device monitors both DCS0 and DCS1 inputs and will
gate the Qn outputs from changing states when both DCS0
and DCS1 are high. If either DCS0 and DCS1 input is low,
the Qn outputs will function normally. The RESET input has
priority over the DCS0 and DCS1 control and will force the
Qn outputs low and the PTYERR output high. If the
DCS-control functionality is not desired, then the
CSGateEnable input can be hardwired to ground, in which
case, the setup-time requirement for DCS would be the
same as for the other D data inputs.
The IDT74SSTUBH32865A includes a parity checking
function. The IDT74SSTUBH32865A accepts a parity bit
from the memory controller at its input pin PARIN,
compares it with the data received on the D-inputs and
indicates whether a parity error has occurred on its
open-drain PTYERR pin (active LOW).
Features
• Double Drive strength for heavily-loaded DIMM
applications
• 28-bit 1:2 registered buffer with parity check functionality
• Supports SSTL_18 JEDEC specification on data inputs
and outputs
• Supports LVCMOS switching levels on CSGateEN and
RESET inputs
• Low voltage operation: VDD = 1.7V to 1.9V
• Available in 160-ball LFBGA package
Applications
• DDR2 Memory Modules
• Provides complete DDR DIMM solution with
ICS98ULPA877A or IDTCSPUA877A
• Ideal for DDR2 400, 533, 667, and 800
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
1
IDT74SSTUBH32865A 7103/10
|
| |
 
IDT74SSTUBH32865A
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
Function Table
Inputs1
Outputs
RESET DCS0 DCS1 CSGate CLK CLK Dn,
Qn QCS0x QCS1x QODT,
EN DODTn,
QCKE
DCKEn
H LL
X ↑↓ L
L LL L
H L L X ↑↓ H H LLH
H
LL
X L or H L or H X
Q0 Q0 Q0 Q0
H L H X ↑↓ L
L LHL
H L H X ↑↓ H H LHH
H
LH
X L or H L or H X
Q0 Q0 Q0 Q0
H HL
X ↑↓ L
L HL L
H H L X ↑↓ H HHLH
H HL
X L or H L or H X
Q0 Q0 Q0 Q0
H HH
L ↑↓ L
L HH L
H H H L ↑↓ H H HHH
H HH
L L or H L or H X
Q0 Q0 Q0 Q0
H H H H ↑ ↓ L Q0 H H L
H H H H ↑ ↓ H Q0 H H H
H H H H L or H L or H X Q0 Q0 Q0 Q0
L X or X or X or X or X or X or L
Floating Floating Floating Floating Floating Floating
LL
L
1 H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
↑ = LOW to HIGH
↓ = HIGH to LOW
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
5
IDT74SSTUBH32865A 7103/10
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for ICSSSTUAH32865A electronic component. |
| Information | Total 17 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ ICSSSTUAH32865A.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| ICSSSTUAH32865A | The function is 25-BIT CONFIGURABLE REGISTERED BUFFER. IDT | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
ICSS
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||