DataSheetWiki


XC2VP50 fiches techniques PDF

Xilinx - (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS

Numéro de référence XC2VP50
Description (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS
Fabricant Xilinx 
Logo Xilinx 





1 Page

No Preview Available !





XC2VP50 fiche technique
www.DataSheet4U.com
<BL Blue>
R
DS123 (v2.9) May 09, 2006
0
Features
In-System Programmable PROMs for Configuration of
Xilinx FPGAs
Low-Power Advanced CMOS NOR FLASH Process
Endurance of 20,000 Program/Erase Cycles
Operation over Full Industrial Temperature Range
(–40°C to +85°C)
IEEE Standard 1149.1/1532 Boundary-Scan (JTAG)
Support for Programming, Prototyping, and Testing
JTAG Command Initiation of Standard FPGA
Configuration
Cascadable for Storing Longer or Multiple Bitstreams
Dedicated Boundary-Scan (JTAG) I/O Power Supply
(VCCJ)
I/O Pins Compatible with Voltage Levels Ranging From
1.5V to 3.3V
Design Support Using the Xilinx Alliance ISE and
Foundation ISE Series Software Packages
Platform Flash In-System
Programmable Configuration
PROMS
Product Specification
XCF01S/XCF02S/XCF04S
3.3V supply voltage
Serial FPGA configuration interface (up to 33 MHz)
Available in small-footprint VO20 and VOG20
packages.
XCF08P/XCF16P/XCF32P
1.8V supply voltage
Serial or parallel FPGA configuration interface
(up to 33 MHz)
Available in small-footprint VO48, VOG48, FS48,
and FSG48 packages
Design revision technology enables storing and
accessing multiple design revisions for
configuration
Built-in data decompressor compatible with Xilinx
advanced compression technology
Table 1: Platform Flash PROM Features
Device Density VCCINT VCCO Range VCCJ Range
Packages
XCF01S
XCF02S
XCF04S
XCF08P
1 Mbit
2 Mbit
4 Mbit
8 Mbit
XCF16P 16 Mbit
XCF32P 32 Mbit
3.3V
3.3V
3.3V
1.8V
1.8V
1.8V
1.8V – 3.3V 2.5V – 3.3V
1.8V – 3.3V 2.5V – 3.3V
1.8V – 3.3V 2.5V – 3.3V
1.5V – 3.3V 2.5V – 3.3V
1.5V – 3.3V 2.5V – 3.3V
1.5V – 3.3V 2.5V – 3.3V
VO20/VOG20
VO20/VOG20
VO20/VOG20
VO48/VOG48
FS48/FSG48
VO48/VOG48
FS48/FSG48
VO48/VOG48
FS48/FSG48
Program
In-system
via JTAG
Serial
Config.
Parallel
Config.
Design
Revisioning
Compression
✓ ✓✓ ✓
✓ ✓✓ ✓
✓ ✓✓ ✓
Description
Xilinx introduces the Platform Flash series of in-system
programmable configuration PROMs. Available in 1 to 32
Megabit (Mbit) densities, these PROMs provide an
easy-to-use, cost-effective, and reprogrammable method
for storing large Xilinx FPGA configuration bitstreams. The
Platform Flash PROM series includes both the 3.3V
XCFxxS PROM and the 1.8V XCFxxP PROM. The XCFxxS
version includes 4-Mbit, 2-Mbit, and 1-Mbit PROMs that
support Master Serial and Slave Serial FPGA configuration
modes (Figure 1, page 2). The XCFxxP version includes
32-Mbit, 16-Mbit, and 8-Mbit PROMs that support Master
Serial, Slave Serial, Master SelectMAP, and Slave
SelectMAP FPGA configuration modes (Figure 2, page 2).
A summary of the Platform Flash PROM family members
and supported features is shown in Table 1.
© 2003-2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
PowerPC is a trademark of IBM, Inc. All other trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS123 (v2.9) May 09, 2006
www.xilinx.com
1

PagesPages 30
Télécharger [ XC2VP50 ]


Fiche technique recommandé

No Description détaillée Fabricant
XC2VP50 (XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS Xilinx
Xilinx
XC2VP50 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xilinx
Xilinx

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche