|
|
PDF XRT83L30 Data sheet ( Hoja de datos )
| Número de pieza | XRT83L30 | |
| Descripción | SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER | |
| Fabricantes | Exar Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de XRT83L30 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
áçwww.DataSheet4U.com
PRELIMINARY
XRT83L30
SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
MAY 2003
REV. P1.3.0
GENERAL DESCRIPTION
The XRT83L30 is a fully integrated single-channel
long-haul and short-haul line interface unit for
T1(1.544Mbps) 100Ω, E1(2.048Mbps) 75Ω or 120Ω
and J1 110Ω applications.
In long-haul applications the XRT83L30 accepts sig-
nals that have passed through cables from 0 feet to
over 6000 feet in length and have been attenuated by
0 to 45dB at 772kHz in T1 mode or 0 to 43dB at
1024kHz in E1 mode. In T1 applications, the
XRT83L30 can generate five transmit pulse shapes to
meet the short-haul Digital Cross-Connect (DSX-1)
template requirements as well as for Channel Service
Units (CSU) Line Build Out (LBO) filters of 0dB,
-7.5dB, -15dB and -22.5dB as required by FCC rules.
It also provides programmable transmit pulse genera-
tor that can be used for arbitrary output pulse shaping
allowing performance improvement over a wide vari-
ety of conditions.
The XRT83L30 provides both Serial Host micropro-
cessor interface and Hardware Mode for program-
ming and control. Both B8ZS and HDB3 encoding
and decoding functions are included and can be dis-
abled as required. On-chip crystal-less jitter attenua-
tor with a 32 or 64 bit FIFO can be placed either in the
receive or the transmit path with loop bandwidths of
less than 3Hz. The XRT83L30 provides a variety of
loop-back and diagnostic features as well as transmit
driver short circuit detection and receive loss of signal
monitoring. It supports internal impedance matching
for 75Ω, 100Ω, 110Ω and 120Ω for both transmitter
and receiver. For the receiver this is accomplished by
internal resistors or through the combination of one
single fixed value external resistor and programmable
internal resistors. In the absence of the power supply,
the transmit output and receive input are tri-stated al-
lowing for redundancy applications. The chip includes
an integrated programmable clock multiplier that can
synthesize T1 or E1 master clocks from a variety of
external clock sources.
APPLICATIONS
• T1 Digital Cross-Connects (DSX-1)
• ISDN Primary Rate Interface
• CSU/DSU E1/T1/J1 Interface
• T1/E1/J1 LAN/WAN Routers
• Public switching Systems and PBX Interfaces
• T1/E1/J1 Multiplexer and Channel Banks
FEATURES
(See Page 2)
FIGURE 1. BLOCK DIAGRAM OF THE XRT83L30 T1/E1/J1 LIU (HOST MODE)
MCLKE1
MCLKT1
TXTEST[0:2]
INSBPV
TPOS / TDATA
TNEG / CODES
TCLK
QRPD
RCLK
RNEG / LCV
RPOS / RDATA
NLCD
RLOS
HW/HOST
CS
INT
MASTER CLOCK SYNTHESIZER
QRSS
PATTERN
GENERATOR
QRSS ENABLE
QRSS
DETECTOR
NETWORK
LOOP
DETECTOR
HDB3/
B8ZS
ENCODER
TAOS
ENABLE
TX/RX JITTER
ATTENUATOR
TIMING
CONTROL
TX FILTER
& PULSE
SHAPER
DRIVE
MONITOR
LINE
DRIVER
REMOTE
LOOPBACK
DIGITAL
LOOPBACK
LOOPBACK
ENABLE
HDB3/
B8ZS
DECODER
TX/RX JITTER
ATTENUATOR
TIMING &
DATA
RECOVERY
LBO[3:0]
PEAK
DETECTOR
& SLICER
LOCAL
ANALOG
LOOPBACK
RX
EQUALIZER
NLCD ENABLE
LOS
DETECTOR
AIS
DETECTOR
EQUALIZER
CONTROL
Serial Interface
TEST
MCLKOUT
DMO
TTIP
TRING
TXON
RTIP
RRING
AISD
ICT
SDO
SCLK
SDI
RESET
Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com
1 page  
áç
XRT83L30
SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.3.0
TRANSMIT AND RECEIVE TERMINATIONS .................................................................. 27
RECEIVER ............................................................................................................................................... 27
Internal Receive Termination Mode ................................................................................................................. 27
TABLE 6: RECEIVE TERMINATION CONTROL ................................................................................................ 27
Figure 13. Simplified Diagram for the Internal Receive and Transmit Termination Mode .............. 27
TABLE 7: RECEIVE TERMINATIONS ............................................................................................................. 28
Figure 14. Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0) ................... 28
TRANSMITTER ........................................................................................................................................ 29
Transmit Termination Mode ............................................................................................................................. 29
External Transmit Termination Mode ............................................................................................................... 29
Figure 15. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0) ......................... 29
TABLE 8: TRANSMIT TERMINATION CONTROL ............................................................................................. 29
TABLE 9: TERMINATION SELECT CONTROL ................................................................................................. 29
REDUNDANCY APPLICATIONS ............................................................................................................. 30
TABLE 10: TRANSMIT TERMINATION CONTROL ........................................................................................... 30
TABLE 11: TRANSMIT TERMINATIONS ......................................................................................................... 30
TYPICAL REDUNDANCY SCHEMES ..................................................................................................... 31
Figure 16. Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy ............. 32
Figure 17. Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy .................... 32
Figure 18. Simplified Block Diagram - Transmit Section for N+1 Redundancy ............................... 33
Figure 19. Simplified Block Diagram - Receive Section for N+1 Redundancy ................................. 34
PATTERN TRANSMIT AND DETECT FUNCTION ............................................................................................... 35
TRANSMIT ALL ONES (TAOS) .................................................................................................................... 35
NETWORK LOOP CODE DETECTION AND TRANSMISSION .............................................................................. 35
TABLE 12: PATTERN TRANSMISSION CONTROL ............................................................................................ 35
TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS) ......................................................... 36
TABLE 13: LOOP-CODE DETECTION CONTROL ........................................................................................... 36
LOOP-BACK MODES ................................................................................................................................... 38
LOCAL ANALOG LOOP-BACK (ALOOP) ....................................................................................................... 38
TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE .............................................................................. 38
TABLE 15: LOOP-BACK CONTROL IN HOST MODE ........................................................................................ 38
Figure 20. Local Analog Loop-back signal flow .................................................................................. 38
REMOTE LOOP-BACK (RLOOP) ................................................................................................................. 39
Figure 21. Remote Loop-back mode with jitter attenuator selected in receive path ....................... 39
Figure 22. Remote Loop-back mode with jitter attenuator selected in Transmit path .................... 39
DIGITAL LOOP-BACK (DLOOP) .................................................................................................................. 40
DUAL LOOP-BACK ...................................................................................................................................... 40
Figure 23. Digital Loop-back mode with jitter attenuator selected in Transmit path ...................... 40
Figure 24. Signal flow in Dual loop-back mode ................................................................................... 40
HOST MODE SERIAL INTERFACE OPERATION ........................................................... 41
USING THE MICROPROCESSOR SERIAL INTERFACE ...................................................................................... 41
Figure 25. Microprocessor Serial Interface Data Structure ................................................................ 42
TABLE 16: MICROPROCESSOR REGISTER ADDRESS ................................................................................... 43
TABLE 17: MICROPROCESSOR REGISTER BIT MAP ..................................................................................... 43
TABLE 18: MICROPROCESSOR REGISTER #0 BIT DESCRIPTION .................................................................... 45
TABLE 19: MICROPROCESSOR REGISTER #1 BIT DESCRIPTION .................................................................... 46
TABLE 20: MICROPROCESSOR REGISTER #2 BIT DESCRIPTION .................................................................... 48
TABLE 21: MICROPROCESSOR REGISTER #3 BIT DESCRIPTION .................................................................... 50
TABLE 22: MICROPROCESSOR REGISTER #4 BIT DESCRIPTION .................................................................... 52
TABLE 23: MICROPROCESSOR REGISTER #5 BIT DESCRIPTION .................................................................... 53
TABLE 24: MICROPROCESSOR REGISTER #6 BIT DESCRIPTION .................................................................... 55
TABLE 25: MICROPROCESSOR REGISTER #7 BIT DESCRIPTION .................................................................... 56
TABLE 26: MICROPROCESSOR REGISTER #8 BIT DESCRIPTION .................................................................... 56
TABLE 27: MICROPROCESSOR REGISTER #9 BIT DESCRIPTION .................................................................... 57
II
5 Page 
áç
XRT83L30
SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.3.0
JITTER ATTENUATOR
SIGNAL NAME
JABW
JASEL1
JASEL0
PIN #
46
47
48
TYPE
I
I
DESCRIPTION
Jitter Attenuator Bandwidth
In Hardware and E1 mode, when JABW=”0” the jitter attenuator bandwidth is
10Hz (normal mode). Setting JABW to “1” selects a 1.5Hz Bandwidth for the
Jitter Attenuator and the FIFO length will be automatically set to 64 bits. In T1
mode the Jitter Attenuator Bandwidth is always set to 3Hz, and the state of
this pin has no effect on the Bandwidth. See table under JASEL1 pin, below.
NOTE: Internally pulled “Low” with a 50kΩ resistor.
Jitter Attenuator select pin 1
Jitter Attenuator select pin 0
In Hardware mode, JASEL0, JASEL1 and JABW pins are used to place the
jitter attenuator in the transmit path, the receive path or to disable it and set
the jitter attenuator bandwidth and FIFO size per the following table.
JABW JASEL1 JASEL0 JA Path
0 0 0 Disabled
JA BW (Hz)
T1 E1
------ ------
FIFO Size
T1/E1
------
0
0
1
Transmit
3
10
32/32
0
1
0
Receive
3
10
32/32
0
1
1
Receive
3
10
64/64
1
0
0
Disabled ------ ------
--------
1
0
1
Transmit
3
1.5
32/64
1
1
0
Receive
3
1.5
32/64
1
1
1
Receive
3
1.5
64/64
NOTE: These pins are internally pulled "Low" with 50kΩ resistors.
8
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet XRT83L30.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| XRT83L30 | SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER | Exar Corporation |
| XRT83L314 | 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT | Exar Corporation |
| XRT83L34 | QUAD T1/E1/J1 LH/SH TRANSCEIVER | Exar Corporation |
| XRT83L38 | OCTAL T1/E1/J1 LH/SH TRANSCEIVER | Exar Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |