|
|
Numéro de référence | NIF9N05CL | ||
Description | Protected Power MOSFET | ||
Fabricant | ON Semiconductor | ||
Logo | |||
1 Page
NIF9N05CL
Protected Power MOSFET
2.6 A, 52 V, N−Channel, Logic Level,
Clamped MOSFET w/ ESD Protection
in a SOT−223 Package
Benefits
• High Energy Capability for Inductive Loads
• Low Switching Noise Generation
Features
• Diode Clamp Between Gate and Source
• ESD Protection − HBM 5000 V
• Active Over−Voltage Gate to Drain Clamp
• Scalable to Lower or Higher RDS(on)
• Internal Series Gate Resistance
• Pb−Free Packages are Available
Applications
• Automotive and Industrial Markets:
Solenoid Drivers, Lamp Drivers, Small Motor Drivers
www.DataSheet4U.com
MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)
Rating
Symbol Value Unit
Drain−to−Source Voltage Internally Clamped VDSS
52−59
V
Gate−to−Source Voltage − Continuous
VGS ±15 V
Drain Current
− Continuous @ TA = 25°C
− Single Pulse (tp = 10 ms) (Note 1)
ID
2.6 A
IDM 10
Total Power Dissipation @ TA = 25°C (Note 1) PD
1.69 W
Operating and Storage Temperature Range TJ, Tstg −55 to 150 °C
Single Pulse Drain−to−Source
Avalanche Energy (VDD = 50 V, ID(pk) = 1.17
A, VGS = 10 V, L = 160 mH, RG = 25 W)
EAS
110 mJ
Thermal Resistance,
Junction−to−Ambient (Note 1)
Junction−to−Ambient (Note 2)
RqJA
RqJA
°C/W
74
169
Maximum Lead Temperature for Soldering TL 260 °C
Purposes, 1/8″ from Case for 10 Seconds
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. When surface mounted to a FR4 board using 1″ pad size, (Cu area 1.127 in2).
2. When surface mounted to a FR4 board using minimum recommended pad
size, (Cu area 0.412 in2).
© Semiconductor Components Industries, LLC, 2006
May, 2006 − Rev. 5
1
http://onsemi.com
VDSS
(Clamped)
52 V
RDS(ON) TYP
107 mW
ID MAX
2.6 A
Gate
(Pin 1)
Overvoltage
Protection
RG
ESD Protection
Drain
(Pins 2, 4)
MPWR
Source
(Pin 3)
SOT−223
CASE 318E
STYLE 3
MARKING DIAGRAM
GATE
DRAIN
SOURCE
1
2
3
4
DRAIN
(Top View)
A = Assembly Location
Y = Year
W = Work Week
F9N05 = Specific Device Code
G = Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
Publication Order Number:
NIF9N05CL/D
|
|||
Pages | Pages 6 | ||
Télécharger | [ NIF9N05CL ] |
No | Description détaillée | Fabricant |
NIF9N05CL | Protected Power MOSFET | ON Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |