DataSheet.es    


PDF NB6L11S Data sheet ( Hoja de datos )

Número de pieza NB6L11S
Descripción Input to LVDS Fanout Buffer / Translator
Fabricantes ON Semiconductor 
Logotipo ON Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de NB6L11S (archivo pdf) en la parte inferior de esta página.


Total 10 Páginas

No Preview Available ! NB6L11S Hoja de datos, Descripción, Manual

NB6L11S
2.5 V 1:2 AnyLevelt Input
to LVDS Fanout Buffer /
Translator
The NB6L11S is a differential 1:2 Clock or Data Receiver and will
accept AnyLevelt input signals: LVPECL, CML, LVCMOS,
LVTTL, or LVDS. These signals will be translated to LVDS and two
identical copies of Clock or Data will be distributed, operating up to
2.0 GHz or 2.5 Gb/s, respectively. As such, the NB6L11S is ideal for
SONET, GigE, Fiber Channel, Backplane and other Clock or Data
distribution applications.
The NB6L11S has a wide input common mode range from
GND + 50 mV to VCC − 50 mV. Combined with the 50 W internal
termination resistors at the inputs, the NB6L11S is ideal for translating
a variety of differential or single−ended Clock or Data signals to
350 mV typical LVDS output levels.
The NB6L11S is the 2.5 V version of the NB6N11S and is offered in
a small 3 mm X 3 mm 16−QFN package. Application notes, models,
and support documentation are available at www.onsemi.com.
Features
Maximum Input Clock Frequency > 2.0 GHz
Maximum Input Data Rate > 2.5 Gb/s
1 ps Maximum of RMS Clock Jitter
Typically 10 ps of Data Dependent Jitter
380 ps Typical Propagation Delay
120 ps Typical Rise and Fall Times
Single Power Supply; VCC = 2.5 V " 5%
These are Pb−Free Devices
www.DataSheet4U.com
Device DDJ = 10 ps
http://onsemi.com
1
QFN−16
MN SUFFIX
CASE 485G
MARKING
DIAGRAM*
16
1
NB6L
11S
ALYW G
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb−Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
Q0
VTD Q0
D
D
VTD
Figure 1. Logic Diagram
Q1
Q1
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
TIME (58 ps/div)
Figure 2. Typical Output Waveform at 2.488 Gb/s with
PRBS 223−1 (VINPP = 400 mV; Input Signal DDJ = 14 ps)
© Semiconductor Components Industries, LLC, 2006
September, 2006 − Rev. 2
1
Publication Order Number:
NB6L11S/D

1 page




NB6L11S pdf
NB6L11S
Table 5. AC CHARACTERISTICS VCC = 2.375 V to 2.625 V, GND = 0 V; (Note 10)
−40°C
25°C
85°C
Symbol
Characteristic
Min Typ Max Min Typ Max Min Typ Max Unit
VOUTPP
Output Voltage Amplitude (@ VINPPmin) fin 1.0 GHz
(Figure 4)
fin= 1.5 GHz
fin= 2.0 GHz
220
200
170
350
300
270
220 350
200 300
170 270
220 350
200 300
170 270
mV
fDATA Maximum Operating Data Rate
1.5 2.5
1.5 2.5
1.5 2.5
Gb/s
tPLH,
tPHL
Differential Input to Differential Output
Propagation Delay
250 450 250 450 250 450 ps
tSKEW
Duty Cycle Skew (Note 11)
Within Device Skew (Note 16)
Device−to−Device Skew (Note 15)
8 45
5 25
30 100
8 45
5 25
30 100
8 45 ps
5 25
30 100
tJITTER
VINPP
RMS Random Clock Jitter (Note 13) fin = 1.0 GHz
fin = 1.5 GHz
Deterministic Jitter (Note 14) fDATA = 622 Mb/s
fDATA = 1.5 Gb/s
fDATA = 2.488 Gb/s
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 12)
100
0.5
0.5
6
7
10
VCC− 100
GND
0.5
0.5
6
7
10
VCC− 100
GND
0.5
0.5 ps
6
7
10
VCC− mV
GND
tr Output Rise/Fall Times @ 250 MHz
tf (20% − 80%)
Q, Q 70 120 170 70 120 170 70 120 170 ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
10. Measured by forcing VINPPmin with 50% duty cycle clock source and VCC − 1400 mV offset. All loading with an external RL = 100 W across
“D” and “D” of the receiver. Input edge rates 150 ps (20%−80%).
11. See Figure 13 differential measurement of tskew = |tPLH − tPHL| for a nominal 50% differential clock input waveform @ 250 MHz.
12. Input voltage swing is a single−ended measurement operating in differential mode.
13. RMS jitter with 50% Duty Cycle input clock signal.
14. Deterministic jitter with input NRZ data at PRBS 223−1 and K28.5.
15. Skew is measured between outputs under identical transition @ 250 MHz.
16. The worst case condition between Q0/Q0 and Q1/Q1 from either D0/D0 or D1/D1, when both outputs have the same transition.
400
350
300
−40°C
250
200 85°C
25°C
150
100
50
0
0 0.5 1 1.5 2 2.5 3
INPUT CLOCK FREQUENCY (GHz)
Figure 4. Output Voltage Amplitude (VOUTPP) versus
Input Clock Frequency (fin) and Temperature (@ VCC = 2.5 V)
http://onsemi.com
5

5 Page










PáginasTotal 10 Páginas
PDF Descargar[ Datasheet NB6L11S.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
NB6L112.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECLON Semiconductor
ON Semiconductor
NB6L11MDifferential CML Fanout BufferON Semiconductor
ON Semiconductor
NB6L11SInput to LVDS Fanout Buffer / TranslatorON Semiconductor
ON Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar