|
|
PDF HY5PS1G1631CLFP Data sheet ( Hoja de datos )
| Número de pieza | HY5PS1G1631CLFP | |
| Descripción | (HY5PS1Gxx31CxFP) 1Gb DDR2 SDRAM | |
| Fabricantes | Hynix Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HY5PS1G1631CLFP (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
Preliminary
1Gb DDR2 SDRAM
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.1 / Dec 2006
1
1 page  
www.DataSheet4U.com
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
1.2 Pin Configuration & Address Table
256Mx4 DDR2 Pin Configuration(Top view: see balls through package)
123
789
VDD NC VSS
A VSSQ DQS VDDQ
NC VSSQ DM
B
DQS VSSQ
NC
VDDQ DQ1 VDDQ C VDDQ DQ0 VDDQ
NC
VDDL
VSSQ
VREF
CKE
DQ3
VSS
WE
D
DQ2 VSSQ
NC
E
VSSDL
CK
VDD
F RAS CK ODT
BA2 BA0 BA1 G CAS CS
A10 A1 H A2 A0 VDD
VSS A3
A5
J
A6 A4
A7 A9
K A11 A8 VSS
VDD
A12
NC
L
NC A13
Rev. 0.1 /Dec 2006
ROW AND COLUMN ADDRESS TABLE
ITEMS
# of Bank
Bank Address
Auto Precharge Flag
Row Address
Column Address
Page size
256Mx4
8
BA0,BA1,BA2
A10/AP
A0 - A13
A0-A9, A11
1 KB
5
5 Page 
www.DataSheet4U.com
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
3. AC & DC Operating Conditions
3.1 DC Operating Conditions
3.1.1 Recommended DC Operating Conditions (SSTL_1.8)
Symbol
VDD
VDDL
VDDQ
VREF
VTT
Parameter
Supply Voltage
Supply Voltage for DLL
Supply Voltage for Output
Input Reference Voltage
Termination Voltage
Min.
1.7
1.7
1.7
0.49*VDDQ
VREF-0.04
Rating
Typ.
1.8
1.8
1.8
0.50*VDDQ
VREF
Max.
1.9
1.9
1.9
0.51*VDDQ
VREF+0.04
Units
V
V
V
mV
V
Notes
1
1,2
1,2
3,4
5
Note:
1. Min. Typ. and Max. values increase by 100mV for C3(DDR2-533 3-3-3) speed option.
2. VDDQ tracks with VDD,VDDL tracks with VDD. AC parameters are measured with VDD,VDDQ and VDD.
3. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the
value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track varia-
tions in VDDQ
4. Peak to peak ac noise on VREF may not exceed +/-2% VREF (dc).
5. VTT of transmitting device must track VREF of receiving device.
3.1.2 ODT DC electrical characteristics
PARAMETER/CONDITION
SYMBOL
Rtt effective impedance value for EMRS(A6,A2)=0,1; 75 ohm
Rtt effective impedance value for EMRS(A6,A2)=1,0; 150 ohm
Rtt effective impedance value for EMRS(A6,A2)=1,1; 50 ohm
Deviation of VM with respect to VDDQ/2
Rtt1(eff)
Rtt2(eff)
Rtt3(eff)
delta VM
MIN
60
120
40
-6
NOM
75
150
50
MAX
90
180
60
+6
UNITS NOTES
ohm 1
ohm 1
ohm 1
%1
Note :
1. Test condition for Rtt measurements
Measurement Definition for Rtt(eff): Apply VIH (ac) and VIL (ac) to test pin separately, then measure current I(VIH (ac))
and I(VIL(ac)) respectively. VIH (ac), VIL (ac), and VDDQ values defined in SSTL_18
Rtt(eff) =
VIH (ac) - VIL (ac)
I(VIH (ac)) - I(VIL (ac))
Measurement Definition for VM : Measurement Voltage at test pin(mid point) with no load.
2 x Vm
delta VM =
- 1 x 100%
VDDQ
Rev. 0.1 /Dec 2006
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet HY5PS1G1631CLFP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HY5PS1G1631CLFP | (HY5PS1Gxx31CxFP) 1Gb DDR2 SDRAM | Hynix Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |