|
|
PDF MAX3964 Data sheet ( Hoja de datos )
| Número de pieza | MAX3964 | |
| Descripción | (MAX3964 - MAX3968) 125Mbps to 266Mbps Limiting Amplifiers | |
| Fabricantes | Maxim Integrated Products | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MAX3964 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
19-1314; Rev 1; 10/02
EVAALVUAAILTAIOBNLEKIT
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
General Description
The MAX3964 limiting amplifier, with 2mVP-P input
sensitivity and PECL data outputs, is ideal for low-cost
ATM, FDDI, and Fast Ethernet fiber optic applications.
The MAX3964 features an integrated power detector that
senses the input-signal power. It provides a received-sig-
nal-strength indicator (RSSI), which is an analog indica-
tion of the power level and complementary PECL loss-of-
signal (LOS) outputs, which indicate when the power
level drops below a programmable threshold. The
threshold can be adjusted to detect signal amplitudes as
low as 2.7mVp-p. An optional squelch function disables
switching of the data outputs by holding them at a known
state during an LOS condition.
The MAX3965 provides the same functionality, but
offers TTL-compatible LOS outputs. The MAX3968 pro-
vides the same functionality as the MAX3964, but has
data-output edge speed suitable for ESCON and
266Mbps fibre channel applications.
The MAX3964/MAX3965/MAX3968 are available in die
form, as tested wafers, and in 20-pin QSOP packages.
The MAX3964ETP is available in a 20-pin thin QFN
package.
Applications
125Mbps FDDI Receivers
155Mbps LAN ATM Receivers
Fast Ethernet Receivers
ESCON Receivers
155Mbps FTTx Receivers
Pin Configurations appear at end of data sheet.
Selector Guide appears at end of data sheet.
Features
♦ Single Supply: +3.0V to +5.5V
♦ 2mVP-P Input Sensitivity
♦ 1.2ns Output Edge Speed
♦ Loss-of-Signal Detector with Programmable
Threshold
♦ Analog Received-Signal-Strength Indicator
♦ Output Squelch Function
♦ Choice of TTL or PECL LOS Outputs
♦ Compatible with 4B/5B Data Coding
Ordering Information
PART
MAX3964CEP
MAX3964C/D
MAX3964C/DW
MAX3964ETP
MAX3965CEP
MAX3965C/D
MAX3965C/DW
MAX3968CEP
MAX3968C/D
MAX3968C/DW
TEMP RANGE
0oC to +70oC
0oC to +70oC
0oC to +70oC
-40oC to +85oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
0oC to +70oC
PIN-PACKAGE
20 QSOP
Dice*
Wafers*
20 Thin QFN
20 QSOP
Dice*
Wafers*
20 QSOP
Dice*
Wafers*
*Dice and wafers are designed to operate over a 0°C to +100°C
junction temperature (Tj) range, but are tested and guaranteed
only at TA = +25°C.
Typical Operating Circuit
VCC
10nF
VCC
VCC
PHOTODIODE
IN
VCC
155Mbps
TIA
OUT-
OUT+
GND
(MAX3965 ONLY)
FILTER
10nF
VCC
FILTER
CZP
CZN
RSSI
SQUELCH
VCC0 LOS+
CIN
10nF
MAX3964 LOS-
MAX3965
IN- MAX3968 OUT-
CAZ
27nF
LOS TERMINATIONS
ARE USED ONLY
FOR THE MAX3964
AND MAX3968
50Ω
50Ω
CIN
10nF
R1
≥100k
IN+
GNDO
INV
OUT+
SUB*
GND
VTH
50Ω
50Ω
VCC - 2V
R2 *PIN NOT AVAILABLE ON MAX3964ETP.
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1 page  
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
PIN
QSOP QFN
1 19
2 20
31
42
5
6
7
8
9, 10
11
3
4
5
—
6, 7, 8
9
12 10
13 11
14 12
15 13
16 14
17 15
18 16
19, 20 17, 18
— EP
Pin Description
NAME
FUNCTION
SQUELCH
VTH
INV
FILTER
RSSI
Squelch Input. The squelch function disables the data outputs by forcing OUT- low and OUT+
high during a loss-of-signal condition. Connect to GND or leave unconnected to disable.
Connect to VCC to enable squelching.
Output of Internal Op Amp that Sets Loss-of-Signal Threshold Voltage (Figure 1). Connect a
resistor from VTH to INV and from INV to ground (minimum resistance 100kΩ) to program the
desired threshold voltage.
Inverting Input of Internal Op Amp that Sets Loss-of-Signal Threshold Voltage (Figure 1).
Connect a resistor from VTH to INV and from INV to ground (minimum resistance 100kΩ) to
program the desired threshold voltage.
Filter Output of Full-Wave Logarithmic Detectors (FWDs). The FWD outputs are summed
together at FILTER to generate the received-signal-strength indicator (RSSI). Connect a
capacitor from FILTER to VCC for proper operation.
Received-Signal-Strength Indicator Output. The analog DC voltage at RSSI indicates the input
signal power. The RSSI output is reduced approximately 120mV when LOS+ is asserted.
IN- Inverting Data Input
IN+ Noninverting Data Input
SUB
Substrate. Connect to ground.
GND
Ground
CZP
CZN
VCCO
Auto-Zero Capacitor Input. Connect a capacitor between CZP and CZN to determine the offset-
correction-loop bandwidth.
Auto-Zero Capacitor Input. Connect a capacitor between CZP and CZN to determine the offset-
correction-loop bandwidth.
Output Buffer Supply Voltage. Connect to the same potential as VCC, but filter VCCO and VCC
separately.
OUT+ Noninverting PECL Data Output. Terminate with 50Ω to (VCC - 2V).
OUT-
Inverting PECL Data Output. Terminate with 50Ω to (VCC - 2V).
LOS-
Inverting Loss-of-Signal Output. LOS- is asserted low when input power drops below the LOS
threshold. For the MAX3964/MAX3968, this pin is PECL compatible and should be terminated
with 50Ω to (VCC - 2V). For the MAX3965, this outpt is TTL compatible and does not require
termination.
LOS+
Noninverting Loss-of-Signal Output. LOS+ is asserted high when input power drops below the
LOS threshold. For the MAX3964/MAX3968, this pin is PECL compatible and should be
terminated with 50Ω to (VCC - 2V). For the MAX3965, this output is TTL compatible and does not
require termination.
VCCO
GNDO
VCC
Exposed
Pad
MAX3964/MAX3968: This pin can be left open or connected to the positive supply.
MAX3965: This pin must be connected to ground.
+3.0V to +5.5V Supply Voltage
Connect the exposed pad to board ground for optional electrical and thermal performance.
_______________________________________________________________________________________ 5
5 Page 
+3.0V to +5.5V, 125Mbps to 266Mbps
Limiting Amplifiers with Loss-of-Signal Detector
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages.)
PACKAGE OUTLINE
12,16,20,24L QFN THIN, 4x4x0.8 mm
21-0139
A
______________________________________________________________________________________ 11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet MAX3964.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MAX396 | Precision / 16-Channel/Dual 8-Channel / Low-Voltage / CMOS Analog Multiplexers |  Maxim Integrated |
| MAX3964 | (MAX3964 - MAX3968) 125Mbps to 266Mbps Limiting Amplifiers | Maxim Integrated Products |
| MAX3964A | 125Mbps to 266Mbps Limiting Amplifiers | Maxim Integrated Products |
| MAX3965 | (MAX3964 - MAX3968) 125Mbps to 266Mbps Limiting Amplifiers | Maxim Integrated Products |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |