|
|
PDF ADA4411-3 Data sheet ( Hoja de datos )
| Número de pieza | ADA4411-3 | |
| Descripción | Integrated Triple Video Filter and Buffer | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADA4411-3 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
Integrated Triple Video Filter and Buffer with Selectable
Cutoff Frequencies and Multiplexed Inputs for RGB, HD/SD
ADA4411-3
FEATURES
Sixth-order adjustable video filters
36 MHz, 18 MHz, and 9 MHz
Many video standards supported: RGB, YPbPr, YUV, SD, Y/C
Ideal for 720p and 1080i resolutions
−1 dB bandwidth of 30.5 MHz for HD
Low quiescent power
Only 265 mW for 3 channels on 5 V supply
Disable feature cuts supply current to 15 μA
2:1 mux on all inputs
Variable gain: ×2 or ×4
DC output offset adjust: ±0.5 V, input referred
Excellent video specifications
Wide supply range: +4.5 V to ±5 V
Rail-to-rail output
Output can swing 4.5 V p-p on single 5 V supply
Small packaging: 24-lead QSOP
APPLICATIONS
Set-top boxes
Personal video recorders
DVD players and recorders
HDTVs
Projectors
GENERAL DESCRIPTION
The ADA4411-3 is a comprehensive filtering solution designed
to give designers the flexibility to easily filter and drive various
video signals, including high definition video. Cutoff frequen-
cies of the sixth-order video filters range from 9 MHz to
36 MHz and can be selected by two logic pins to obtain four
filter combinations that are tuned for RGB, high definition, and
standard definition video signals. The ADA4411-3 has a rail-
to-rail output that can swing 4.5 V p-p on a single 5 V supply.
The ADA4411-3 offers gain and voltage offset adjustments.
With a single logic pin, the throughput filter gain can be
selected to be ×2 or ×4. Output voltage offset is continuously
adjustable over an input-referred range of ±500 mV by applying
a differential voltage to an independent offset control input.
The ADA4411-3 offers 2:1 multiplexers on all of its video
inputs, which are useful in applications where filtering is
required for multiple sources of video signals.
FUNCTIONAL BLOCK DIAGRAM
Y1/G1 IN
Y2/G2 IN
36MHz, 18MHz, 9MHz
×2
×4
Pb1/B1 IN
Pb2/B2 IN
36MHz, 18MHz, 9MHz
×2
×4
Pr1/R1 IN
Pr2/R2 IN
INPUT SELECT
LEVEL1
LEVEL2
CUTOFF SELECT
GAIN SELECT
DISABLE
2
DC
OFFSET
36MHz, 18MHz, 9MHz
×2
×4
ADA4411-3
Figure 1.
Y/G OUT
Pb/B OUT
Pr/R OUT
The ADA4411-3 can operate on a single +5 V supply as well as
on ±5 V supplies. Single-supply operation is ideal in
applications where power consumption is critical. The disable
feature allows for further power conservation by reducing the
supply current to typically 15 μA when a particular device is not
in use.
Dual-supply operation is best for applications where the
negative-going video signal excursions must swing at or
below ground while maintaining excellent video performance.
The output buffers have the ability to drive two 75 Ω doubly
terminated cables that are either dc-coupled or ac-coupled.
The ADA4411-3 is available in the 24-lead, wide body
QSOP and is rated for operation over the extended
industrial temperature range of −40°C to +85°C.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2005 Analog Devices, Inc. All rights reserved.
1 page  
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
Supply Voltage
Power Dissipation
Storage Temperature
Operating Temperature Range
Lead Temperature Range (Soldering 10 sec)
Junction Temperature
Rating
12 V
See Figure 2
–65°C to +125°C
–40°C to +85°C
300°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, θJA is
specified for device soldered in circuit board for surface-mount
packages.
Table 4. Thermal Resistance
Package Type
24 Lead QSOP
θJA
83
Unit
°C/W
Maximum Power Dissipation
The maximum safe power dissipation in the ADA4411-3
package is limited by the associated rise in junction temperature
(TJ) on the die. At approximately 150°C, which is the glass
transition temperature, the plastic changes its properties.
Even temporarily exceeding this temperature limit may change
the stresses that the package exerts on the die, permanently
shifting the parametric performance of the ADA4411-3.
Exceeding a junction temperature of 150°C for an extended
period can result in changes in the silicon devices potentially
causing failure.
ADA4411-3
The power dissipated in the package (PD) is the sum of the
quiescent power dissipation and the power dissipated in the
package due to the load drive for all outputs. The quiescent
power is the voltage between the supply pins (VS) times the
quiescent current (IS). The power dissipated due to load drive
depends on the particular application. For each output, the
power due to load drive is calculated by multiplying the load
current by the associated voltage drop across the device. The
power dissipated due to all of the loads is equal to the sum of
the power dissipations due to each individual load. RMS
voltages and currents must be used in these calculations.
Airflow increases heat dissipation, effectively reducing θJA.
In addition, more metal directly in contact with the package
leads from metal traces, through-holes, ground, and power
planes reduces the θJA.
Figure 2 shows the maximum safe power dissipation in the
package vs. the ambient temperature for the 24-lead QSOP
(83°C/W) on a JEDEC standard 4-layer board. θJA values are
approximations.
2.5
2.3
2.1
1.9
1.7
1.5
1.3
1.1
0.9
0.7
0.5
–40
–20 0
20 40 60
AMBIENT TEMPERATURE (°C)
80
Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
Rev. 0 | Page 5 of 16
5 Page 
APPLICATIONS
OVERVIEW
With its high impedance multiplexed inputs and high output
drive, the ADA4411-3 is ideally suited to video reconstruction
and antialias filtering applications. The high impedance inputs
give designers flexibility with regard to how the input signals
are terminated. Devices with DAC current source outputs that
feed the ADA4411-3 can be loaded in whatever resistance
provides the best performance, and devices with voltage outputs
can be optimally terminated as well. The ADA4411-3 outputs
can each drive up to two source-terminated 75 Ω loads and can
therefore directly drive the outputs from set-top boxes, DVD
players, and the like without the need for a separate output
buffer.
Binary control inputs are provided to select cutoff frequency,
throughput gain, and input signal. These inputs are compatible
with 3 V and 5 V TTL and CMOS logic levels referenced to
GND. The disable feature is asserted by pulling the DISABLE
pin to the positive supply.
The LEVEL1 and LEVEL2 inputs comprise a differential input
that controls the dc level at the output pins.
MULTIPLEXER SELECT INPUTS
Selection between the two multiplexer inputs is controlled by
the logic signals applied to the MUX inputs. Table 6
summarizes the multiplexer operation.
THROUGHPUT GAIN
The throughput gain of the ADA4411-3 signal paths can
be either × 2 or × 4. Gain selection is controlled by the logic
signal applied to the G_SEL pin. Table 6 summarizes how the
gain is selected.
DISABLE
The ADA4411-3 includes a disable feature that can be used
to save power when a particular device is not in use. As
indicated in the Overview section, the disable feature is
asserted by pulling the DISABLE pin to the positive supply.
Table 6 summarizes the disable feature operation. The
DISABLE pin also functions as a reference level for the logic
inputs and therefore must be connected to ground when the
device is not disabled.
Table 6. Logic Pin Function Description
DISABLE
MUX
VS+ = Disabled
GND = Enabled
1 = Channel 1 Selected
0 = Channel 2 Selected
G_SEL
1 = ×2 Gain
0 = ×4 Gain
ADA4411-3
CUTOFF FREQUENCY SELECTION
Four combinations of cutoff frequencies are provided for the
video signals. The cutoff frequencies have been selected to
correspond with the most commonly deployed component
video scanning systems. Selection between the cutoff frequency
combinations is controlled by the logic signals applied to the
F_SEL_A and F_SEL_B inputs. Table 7 summarizes cutoff
frequency selection.
Table 7. Filter Cutoff Frequency Selection
F_SEL_A F_SEL_B Y/G Cutoff Pb/B Cutoff
0
0
36 MHz
36 MHz
0
1
36 MHz
18 MHz
1
0
18 MHz
18 MHz
1
1
9 MHz
9 MHz
Pr/R Cutoff
36 MHz
18 MHz
18 MHz
9 MHz
OUTPUT DC OFFSET CONTROL
The LEVEL1 and LEVEL2 inputs work as a differential, input-
referred output offset control. In other words, the output offset
voltage of a given channel is equal to the difference in voltage
between the LEVEL1 and LEVEL2 inputs, multiplied by the
overall filter gain. This relationship is expressed in Equation 1.
VOS (OUT) = (LEVEL1− LEVEL2)(G)
(1)
LEVEL1 and LEVEL2 are the voltages applied to the respective
inputs, and G is the throughput gain.
For example, with the G_SEL input set for ×2 gain, setting
LEVEL1 to 300 mV and LEVEL2 to 0 V shifts the offset voltages
at the ADA4411-3 outputs to 600 mV. This particular setting
can be used in most single-supply applications to keep the
output swings safely above the negative supply rail.
The maximum differential voltage that can be applied across the
LEVEL1 and LEVEL2 inputs is ±500 mV. From a single-ended
standpoint, the LEVEL1 and LEVEL2 inputs have the same
range as the filter inputs. See the Specifications tables for the
limits. The LEVEL1 and LEVEL2 inputs must each be bypassed
to GND with a 0.1 μF ceramic capacitor.
In single-supply applications, a positive output offset must be
applied to keep the negative-most excursions of the output
signals above the specified minimum output swing limit.
Rev. 0 | Page 11 of 16
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet ADA4411-3.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADA4411-3 | Integrated Triple Video Filter and Buffer | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |