|
|
PDF NSS40500UW3T2G Data sheet ( Hoja de datos )
| Número de pieza | NSS40500UW3T2G | |
| Descripción | Low VCE(sat) PNP Transistor | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NSS40500UW3T2G (archivo pdf) en la parte inferior de esta página. Total 5 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
NSS40500UW3T2G
40 V, 6.0 A, Low VCE(sat)
PNP Transistor
ON Semiconductor’s e2PowerEdge family of low VCE(sat)
transistors are miniature surface mount devices featuring ultra low
saturation voltage (VCE(sat)) and high current gain capability. These
are designed for use in low voltage, high speed switching applications
where affordable efficient energy control is important.
Typical applications are DC−DC converters and power management
in portable and battery powered products such as cellular and cordless
phones, PDAs, computers, printers, digital cameras and MP3 players.
Other applications are low voltage motor controls in mass storage
products such as disc drives and tape drives. In the automotive
industry they can be used in air bag deployment and in the instrument
cluster. The high current gain allows e2PowerEdge devices to be
driven directly from PMU’s control outputs, and the Linear Gain
(Beta) makes them ideal components in analog amplifiers.
• This is a Pb−Free Device
MAXIMUM RATINGS (TA = 25°C)
Rating
Symbol
Max Unit
Collector-Emitter Voltage
Collector-Base Voltage
Emitter-Base Voltage
Collector Current − Continuous
Collector Current − Peak
Electrostatic Discharge
VCEO
VCBO
VEBO
IC
ICM
ESD
−40 Vdc
−40 Vdc
−7.0 Vdc
−5.0 Adc
−6.0 A
HBM Class 3B
MM Class C
THERMAL CHARACTERISTICS
Characteristic
Symbol
Max Unit
Total Device Dissipation, TA = 25°C
Derate above 25°C
PD (Note 1)
875 mW
7.0 mW/°C
Thermal Resistance,
Junction−to−Ambient
RqJA (Note 1)
143
°C/W
Total Device Dissipation, TA = 25°C
Derate above 25°C
PD (Note 2)
1.5 W
11.8 mW/°C
Thermal Resistance,
Junction−to−Ambient
RqJA (Note 2)
85
°C/W
Thermal Resistance,
Junction−to−Lead #1
RqJL (Note 2)
23
°C/W
Total Device Dissipation
(Single Pulse < 10 sec)
PDsingle
(Notes 2 & 3)
3.0
W
Junction and Storage
Temperature Range
TJ, Tstg
−55 to
+150
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. FR−4 @ 100 mm2, 1 oz copper traces.
2. FR−4 @ 500 mm2, 1 oz copper traces.
3. Thermal response.
http://onsemi.com
−40 VOLTS
6.0 AMPS
PNP LOW VCE(sat) TRANSISTOR
EQUIVALENT RDS(on) 65 mW
COLLECTOR
3
1
BASE
2
EMITTER
2
1
3
WDFN3
CASE 506AU
MARKING DIAGRAM
VA M
G
1
VA = Specific Device Code
M = Date Code
G = Pb−Free Package
ORDERING INFORMATION
Device
Package Shipping†
NSS40500UW3T2G WDFN3
3000/
(Pb−Free) Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2006
July, 2006 − Rev. 0
1
Publication Order Number:
NSS40500UW3/D
1 page  
NSS40500UW3T2G
PACKAGE DIMENSIONS
WDFN3
CASE 506AU−01
ISSUE O
D
PIN ONE
REFERENCE
2X 0.10 C ÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇÇ
2X
0.10 C
TOP VIEW
A
B
E
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 .
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS
MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS
THE TERMINALS.
MILLIMETERS
DIM MIN NOM MAX
A 0.70
0.75
0.80
A1 0.00
0.05
A3 0.20 REF
b 0.25
0.30
0.35
D 2.00 BSC
D2 1.40
1.50
1.60
E 2.00 BSC
E2 0.90
1.00
1.10
e 1.30 BSC
K 0.35 REF
L 0.35
0.40
0.45
MIN
0.028
0.000
0.010
0.055
0.035
0.014
INCHES
NOM
0.030
0.008 REF
0.012
0.079 BSC
0.059
0.079 BSC
0.039
0.051 BSC
0.014 REF
0.016
MAX
0.031
0.002
0.014
0.063
0.043
0.018
0.10 C
8X
0.08 C
SEATING
PLANE
A1
2X L
1
SIDE VIEW
D2
e
A
(A3)
C
e/2
2
K
E2
SOLDERING FOOTPRINT*
2X 0.400
1.300
0.250
0.600
1.100
0.300
0.400
1.600
0.275
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
3
3X b
BOTTOM VIEW
0.10 C A B
0.05 C NOTE 3
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
http://onsemi.com
5
NSS40500UW3/D
5 Page | ||
| Páginas | Total 5 Páginas | |
| PDF Descargar | [ Datasheet NSS40500UW3T2G.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NSS40500UW3T2G | Low VCE(sat) PNP Transistor | ON Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |