DataSheetWiki


NID5001N fiches techniques PDF

ON Semiconductor - Self-protected FET

Numéro de référence NID5001N
Description Self-protected FET
Fabricant ON Semiconductor 
Logo ON Semiconductor 





1 Page

No Preview Available !





NID5001N fiche technique
www.DataSheet4U.com
NID5001N
Preferred Device
Self−protected FET
with Temperature and
Current Limit
HDPlus devices are an advanced series of power MOSFETs which
utilize ON Semicondutor’s latest MOSFET technology process to
achieve the lowest possible on−resistance per silicon area while
incorporating smart features. Integrated thermal and current limits
work together to provide short circuit protection. The devices feature
an integrated Drain−to−Gate Clamp that enables them to withstand
high energy in the avalanche mode. The Clamp also provides
additional safety margin against unexpected voltage transients.
Electrostatic Discharge (ESD) protection is provided by an integrated
Gate−to−Source Clamp.
Features
Low RDS(on)
Current Limitation
Thermal Shutdown with Automatic Restart
Short Circuit Protection
IDSS Specified at Elevated Temperature
Avalanche Energy Specified
Slew Rate Control for Low Noise Switching
Overvoltage Clamped Protection
MOSFET MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)
Rating
Symbol Value Unit
Drain−to−Source Voltage Internally
Clamped
VDSS
42 Vdc
Drain−to−Gate Voltage Internally Clamped
(RGS = 1.0 MW)
Gate−to−Source Voltage
Drain Current
Continuous
Total Power Dissipation
@ TA = 25°C (Note 1)
@ TA = 25°C (Note 1)
@ TA = 25°C (Note 2)
Thermal Resistance − Junction−to−Case
Junction−to−Ambient (Note 1)
Junction−to−Ambient (Note 2)
Single Pulse Drain−to−Source Avalanche
Energy
(VDD = 25 Vdc, VGS = 5.0 Vdc,
IL = 4.5 Apk, L = 120 mH, RG = 25 W)
Operating and Storage Temperature
Range
VDGR
VGS
ID
PD
RqJC
RqJA
RqJA
EAS
TJ, Tstg
42 Vdc
"14
Vdc
Internally Limited
W
64
1.0
1.56
1.95 °C/W
120
80
1215
mJ
−55 to
150
°C
1. Minimum FR4 PCB, steady state.
2. Mounted onto a 2square FR4 board (1square, 2 oz. Cu 0.06thick
single−sided, t = steady state).
http://onsemi.com
VDSS
(Clamped)
42 V
RDS(ON) TYP
23 m@ 10 V
ID MAX
(Limited)
33 A*
Drain
Gate
Input
Overvoltage
Protection
RG
ESD Protection
MPWR
Temperature Current Current
Limit
Limit Sense
Source
DPAK
CASE 369C
STYLE 2
MARKING
DIAGRAM
1 YWW
2 X NID
5001N
3
NID5001N = Device Code
Y = Year
WW = Work Week
1 = Gate
2 = Drain
3 = Source
ORDERING INFORMATION
Device
Package
Shipping
NID5001NT4
DPAK 2500/Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Preferred devices are recommended choices for future use
and best overall value.
*Max current may be limited below this value
depending on input conditions.
© Semiconductor Components Industries, LLC, 2004
January, 2004 − Rev. 6
1
Publication Order Number:
NID5001N/D

PagesPages 6
Télécharger [ NID5001N ]


Fiche technique recommandé

No Description détaillée Fabricant
NID5001N Self-protected FET ON Semiconductor
ON Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche