DataSheet.es    


PDF ADN2928 Data sheet ( Hoja de datos )

Número de pieza ADN2928
Descripción XFP Single Chip Transceiver IC
Fabricantes Analog Devices 
Logotipo Analog Devices Logotipo



Hay una vista previa y un enlace de descarga de ADN2928 (archivo pdf) en la parte inferior de esta página.


Total 12 Páginas

No Preview Available ! ADN2928 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
Preliminary Technical Data
FEATURES
Fully integrated limiting amplifier and signal conditioner
transceiver IC
Meets XFP Telecoms and Datacoms module requirements
Supports OC-192, OC-192-FEC, 10GE, 10GFC, 10GE G.709
Line and system loop-back modes
Integrated Rx limiting amplifier with 10 mV sensitivity
Tx path equalizer for up to 12 inches of FR4
Rx loss of signal (LOS) detector
CML serial data interface
Supply power: 760 mW
3.3 V and 1.8 V power supplies
XFI signalling
Flip-chip, 49-pin BGA, 6 mm × 6 mm package
Temperature range 0°C to 85°C
Power down mode
APPLICATIONS
XFP MSA module receive/transmit signal conditioner
SONET OC-192, (+FEC) transponders
10 gigabit Ethernet optical transceivers
10 gigabit small form factor modules
Test equipment
Serial backplane applications
12” FR4
TXDATA
XFP MODULE
OTX
SERDES/
ASIC
ADN2928
12” FR4
RXDATA
ORX
XFP Single Chip Transceiver IC
ADN2928
PRODUCT OVERVIEW
The ADN2928 provides the transmit and receive functions of
quantization, loss of signal detect, and clock and data recovery
at rates from 9.953 Gbps to 11.1 Gbps. The part is designed with
the flexibility to allow it to be used in either Telecoms or
Datacoms XFP module applications. The key advantages of this
circuit’s delay and phase-locked loop architecture are that it
provides a low jitter transfer bandwidth of 1 MHz, while also
exceeding the jitter tolerance requirements of XFP, SONET,
Gigabit Ethernet and Fibre Channel. The architecture also
provides fundamentally 0 dB of Jitter peaking.
XFP MODULE
ORX
12” FR4
RXDATA
ADN2928
SERDES/
ASIC
OTX
12” FR4
TXDATA
Figure 1. Typical XFP Application
Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 © 2005 Analog Devices, Inc. All rights reserved.

1 page




ADN2928 pdf
Preliminary Technical Data
TRANSMIT PATH SPECIFICATIONS
Table 2.
PARAMETER
Conditions
QUANTIZER DC CHARACTERISTICS
Peak-to-Peak Differential Input
ac coupled, PIN – NIN
PIN – NIN, BER < 1012
Input Sensitivity, VSENSE
Input Offset Voltage
Input Current
Input RMS Noise
QUANTIZER AC CHARACTERISTICS
Differential
3dB Bandwidth
@ 10 GHz
Input Data Rate
Small Signal Gain
S11
Random Jitter
Input Resistance
Input Capacitance
Power-Supply Rejection
100 mV p-p @ 100 MHz on VDD
PHASE-LOCKED LOOP CHARACTERISTICS
For All Input Data Rates
Jitter Transfer BW
Jitter Tolerance - Telecoms
Sinusoidal Jitter Tolerance
Meets SONET mask.
Jitter Tolerance - Datacoms
Sinusoidal Jitter Tolerance
Meets 802.3ae mask
Jitter Generation rms
Jitter Peaking
Measured 50 kHz – 80 MHz
< 120 kHz
> 120 kHz
CML OUTPUTS - TxOUTP/N
Single-Ended Output Swing
Vse
Differential Output Swing
Vdiff
Output High Voltage
Voh
Output Low Voltage
Vol
Rise Time
Fall Time
20% – 80%
80% – 20%
ADN2928
Min
40
9.953
Typ Max
1.8
1
10
11.1
32
12
0.3
100
TBD
60
Unit
V
mV
mV
µA
µV
GHz
Gbps
dB
dB
ps rms
pF
dB
1.2 3 MHz
0.7 pS rms
0 dB
0 dB
300 500 mV
700 1000 mV
TBD
TBD
24 ps
24 ps
Rev. PrB | Page 5 of 12

5 Page





ADN2928 arduino
Preliminary Technical Data
OUTLINE DIMENSIONS
1.50
SQ
1.70
1.56
1.35
6.00
BSC SQ
A1 CORNER
INDEX AREA
7654321
BALL A1
PAD CORNER
TOP VIEW
4.80
BSC SQ
A
B
C
D
E
F
G
DETAIL A
0.80
BSC
BOTTOM
VIEW
DETAILA
0.35
0.25
1.31
1.21
1.10
*0.50
0.45
0.40
BALL DIAMETER
SEATING
PLANE
COPLANARITY
0.12 MAX
*COMPLIANT TO JEDEC STANDARDS MO-205
WITH THE EXCEPTION OF BALL DIAMETER.
Figure 5. 49-Lead Chip Scale Package Ball Grid Array [CSP_BGA]
(BC-49-2)
Dimensions shown in millimeters
ORDERING GUIDE
Model
ADN2928
Temperature Range
0° to 85°C
Package Description
ADN2928
Package Option
Rev. PrB | Page 11 of 12

11 Page







PáginasTotal 12 Páginas
PDF Descargar[ Datasheet ADN2928.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ADN2928XFP Single Chip Transceiver ICAnalog Devices
Analog Devices

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar