DataSheetWiki


NB6L11M fiches techniques PDF

ON Semiconductor - Differential CML Fanout Buffer

Numéro de référence NB6L11M
Description Differential CML Fanout Buffer
Fabricant ON Semiconductor 
Logo ON Semiconductor 





1 Page

No Preview Available !





NB6L11M fiche technique
www.DataSheet4U.com
NB6L11M
2.5V / 3.3V 1:2 Differential
CML Fanout Buffer
MultiLevel Inputs w/ Internal Termination
Description
The NB6L11M is a differential 1:2 CML fanout buffer. The
differential inputs incorporate internal 50 W termination resistors that
are accessed through the VT pins and will accept LVPECL, LVCMOS,
LVTTL, CML, or LVDS logic levels.
The VREFAC pin is an internally generated voltage supply available
to this device only. VREFAC is used as a reference voltage for
singleended PECL or NECL inputs. For all singleended input
conditions, the unused complementary differential input is connected
to VREFAC as a switching reference voltage. VREFAC may also rebias
capacitorcoupled inputs. When used, decouple VREFAC with a
0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, VREFAC output should be left open.
The device is housed in a small 3x3 mm 16 pin QFN package.
The NB6L11M is a member of the ECLinPS MAXt family of
high performance clock products.
Features
Maximum Input Clock Frequency > 4 GHz, Typical
225 ps Typical Propagation Delay
70 ps Typical Rise and Fall Times
0.5 ps maximum RMS Clock Jitter
Differential CML Outputs, 380 mV peaktopeak, typical
LVPECL Operating Range: VCC = 2.375 V to 3.63 V with VEE = 0 V
NECL Operating Range: VCC = 0 V with VEE = 2.375 V to 3.63 V
Internal Input Termination Resistors, 50 W
VREFAC Reference Output
Functionally Compatible with Existing 2.5 V / 3.3V LVEL, LVEP,
EP, and SG Devices
40°C to +85°C Ambient Operating Temperature
These are PbFree Devices
http://onsemi.com
QFN16
MN SUFFIX
CASE 485G
MARKING
DIAGRAM*
16
1
NB6L
11M
ALYWG
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = PbFree Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
VTD
D
D
VTD
VREFAC
Q0
Q0
Q1
Q1
Figure 1. Simplified Logic Diagram
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page NO TAG of this data sheet.
© Semiconductor Components Industries, LLC, 2006
December, 2006 Rev. 0
1
Publication Order Number:
NB6L11M/D

PagesPages 9
Télécharger [ NB6L11M ]


Fiche technique recommandé

No Description détaillée Fabricant
NB6L11 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL ON Semiconductor
ON Semiconductor
NB6L11M Differential CML Fanout Buffer ON Semiconductor
ON Semiconductor
NB6L11S Input to LVDS Fanout Buffer / Translator ON Semiconductor
ON Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche