|
|
PDF NB2308A Data sheet ( Hoja de datos )
| Número de pieza | NB2308A | |
| Descripción | Zero Delay Clock Buffer | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NB2308A (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
NB2308A
3.3 V Zero Delay
Clock Buffer
The NB2308A is a versatile, 3.3 V zero delay buffer designed to
distribute high−speed clocks. It is available in a 16 pin package. The
part has an on−chip PLL which locks to an input clock presented on
the REF pin. The PLL feedback is required to be driven to FBK pin,
and can be obtained from one of the outputs. The input−to−output
propagation delay is guaranteed to be less than 250 ps, and the
output−to−output skew is guaranteed to be less than 200 ps.
The NB2308A has two banks of four outputs each, which can be
controlled by the select inputs as shown in the Select Input Decoding
Table. If all the output clocks are not required, Bank B can be
three−stated. The select input also allows the input clock to be directly
applied to the outputs for chip and system testing purposes.
Multiple NB2308A devices can accept the same input clock and
distribute it. In this case the skew between the outputs of the two
devices is guaranteed to be less than 700 ps.
The NB2308A is available in five different configurations (Refer to
NB2308A Configurations Table). The NB2308Ax1* is the base part,
where the output frequencies equal the reference if there is no counter
in the feedback path. The NB2308Ax1H is the high−drive version of
the −1 and the rise and fall times on this device are much faster.
The NB2308Ax2 allows the user to obtain 2X and 1X frequencies
on each output bank. The exact configuration and output frequencies
depends on which output drives the feedback pin. The NB2308Ax3
allows the user to obtain 4X and 2X frequencies on the outputs.
The NB2308Ax4 enables the user to obtain 2X clocks on all outputs.
Thus, the part is extremely versatile, and can be used in a variety of
applications.
The NB2308Ax5H is a high−drive version with REF/2 on both
banks.
Features
• Zero Input − Output Propagation Delay, Adjustable by Capacitive
Load on FBK Input
• Multiple Configurations − Refer to NB2308A Configurations Table
• Input Frequency Range: 15 MHz to 133 MHz
• Multiple Low−Skew Outputs
• Output−Output Skew Less than 200 ps
• Device−Device Skew Less than 700 ps
• Two banks of four outputs, three−stateable by two select inputs
• Less than 200 ps Cycle−to−Cycle Jitter
• Available in 16−pin SOIC and TSSOP Packages
• 3.3V operation
• Advanced 0.35 m CMOS Technology
• These are Pb−Free Devices**
http://onsemi.com
MARKING
DIAGRAMS*
16
1
SOIC−16
D SUFFIX
CASE 751B
16
XXXXXXXXXG
AWLYWW
1
16
1
TSSOP−16
DT SUFFIX
CASE 948F
16
XXXX
XXXX
ALYWG
G
1
XXXX = Device Code
A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or G = Pb−Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
*x = C for Commercial; I for Industrial.
**For additional information on our Pb−Free strategy and soldering details,
please download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2006
November, 2006 − Rev. 3
1
Publication Order Number:
NB2308A/D
1 page  
NB2308A
Table 7. SWITCHING CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL TEMPERATURE DEVICES
Parameter
t1
t1
t3
t4
t5
t6
t7
tJ
tLOCK
Description
Output Frequency
Duty Cycle = (t2 / t1) * 100
(all devices)
Output Rise Time
(−1, −2, −3, −4)
Output Rise Time
(−1H, −5H)
Output Fall Time
(−1, −2, −3, −4)
Output Fall Time
(−1H, −5H)
Output−to−Output Skew on same Bank
(−1, −2, −3, −4)
Output−to−Output Skew
(−1H, −5H)
Output Bank A−to−Output Bank B Skew
(−1, −4, −5H)
Output Bank A−to−Output Bank B Skew
(−2, −3)
Delay, REF Rising Edge to FBK
Rising Edge
Device−to−Device Skew
Cycle−to−Cycle Jitter
(−1, −1H, −4, −5H)
Cycle−to−Cycle Jitter
(−2, −3)
PLL Lock Time
Test Conditions
30 pF load (all devices)
15 pF load (−1H, −5H)
15 pF load (−1, −2, −3, −4)
Measured at 1.4 V, FOUT = < 66.66 MHz
30 pF load
Measured at 1.4 V, FOUT = < 50 MHz
15 pF load
Measured between 0.8 V and 2.0 V
30 pF load
Measured between 0.8 V and 2.0 V
15 pF load
Measured between 0.8 V and 2.0 V
30 pF load
Measured between 2.0 V and 0.8 V
30 pF load
Measured between 0.8 V and 2.0 V
15 pF load
Measured between 2.0 V and 0.8 V
30 pF load
All outputs equally loaded
All outputs equally loaded
All outputs equally loaded
All outputs equally loaded
Measured at VDD/2
Measured at VDD/2 on the FBK pins of the
device
Measured at 66.67 MHz, loaded outputs,
15 pF load
Measured at 66.67 MHz, loaded outputs,
30 pF load
Measured at 133.3 MHz, loaded outputs
15 pF load
Measured at 66.67 MHz, loaded outputs,
30 pF load
Measured at 66.67 MHz, loaded outputs,
15 pF load
Stable power supply, valid clock presented
on REF and FBK pins
Min Typ Max
15 100
15 133.3
15 133.3
40.0 50.0 60.0
45.0 50.0 55.0
2.20
1.50
1.50
2.20
1.50
1.25
200
200
200
400
0 ±250
0 700
200
200
100
400
400
1.0
Unit
MHz
%
ns
ns
ps
ps
ps
ps
ms
http://onsemi.com
5
5 Page 
NB2308A
PACKAGE DIMENSIONS
TSSOP−16
CASE 948F−01
ISSUE A
0.15 (0.006) T U S
2X L/2 16
L
PIN 1
IDENT.
1
0.15 (0.006) T U S
0.10 (0.004)
−T− SEATING
PLANE
D
C
16X K REF
0.10 (0.004) M T U S V S
9
B
−U− J
8
N
K
K1
ÇÉÇÉJ1
ÇÇÉÉÇÇÉÉSECTION N−N
0.25 (0.010)
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE −W−.
A
−V−
M
N
F
DETAIL E
−W−
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
A 4.90 5.10 0.193 0.200
B 4.30 4.50 0.169 0.177
C −−− 1.20 −−− 0.047
D 0.05 0.15 0.002 0.006
F 0.50 0.75 0.020 0.030
G 0.65 BSC
0.026 BSC
H 0.18 0.28 0.007 0.011
J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
L 6.40 BSC
0.252 BSC
M 0_ 8_ 0_ 8_
H DETAIL E
G
http://onsemi.com
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet NB2308A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NB2308A | Zero Delay Clock Buffer | ON Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |