DataSheetWiki


ZL50073 fiches techniques PDF

Zarlink Semiconductor - 32 K Channel Digital Switch

Numéro de référence ZL50073
Description 32 K Channel Digital Switch
Fabricant Zarlink Semiconductor 
Logo Zarlink Semiconductor 





1 Page

No Preview Available !





ZL50073 fiche technique
www.DataSheet4U.com
ZL50073
32 K Channel Digital Switch with High Jitter
Tolerance, Rate Conversion per Group of
4 Streams (8, 16, 32 or 64 Mbps),
and 128 Inputs and 128 Outputs
Data Sheet
Features
April 2005
• 32,768 channel x 32,768 channel non-blocking
digital Time Division Multiplex (TDM) switch at
65.536 Mbps, 32.768 Mbps and 16.384 Mbps or
using a combination of rates
• 16,384 channel x 16,384 channel non-blocking
digital TDM switch at 8.192 Mbps
• High jitter tolerance with multiple input clock
sources and frequencies
• Up to 128 serial TDM input streams, divided into
32 groups with 4 input streams per group
• Up to 128 serial TDM output streams, divided into
32 groups with 4 output streams per group
• Per-group input and output data rate conversion
selection at 65.536 Mbps, 32.768 Mbps,
16.384 Mbps and 8.192 Mbps. Input and output
data group rates can differ
• Per-group input bit delay for flexible sampling
point selection
• Per-group output fractional bit advancement
• Four sets of output timing signals for interfacing
additional devices
• Per-channel A-Law/µ-Law Translation
Ordering Information
ZL50073GAC
484 Ball PBGA
-40°C to +85°C
• Per-channel constant or variable throughput delay
for frame integrity and low latency applications
• Per-stream Bit Error Rate (BER) test circuits
• Per-channel high impedance output control
• Per-channel force high output control
• Per-channel message mode
• Control interface compatible with Intel and
Motorola Selectable 32 bit and 16 bit non-
multiplexed buses
• Connection Memory block programming
• Supports ST-BUS and GCI-Bus standards for
input and output timing
• IEEE 1149.1 (JTAG) test port
• 3.3 V I/O with 5 V tolerant inputs; 1.8 V core
voltage
STiA0
STiB0
STiC0
STiD0
:
:
STiA31
STiB31
STiC31
STiD31
FPi2-0
CKi2-0
CK_SEL1-0
FPo3-0
CKo3-0
VDD_CORE VDD_IO VSS
ODE PWR
S/P
Converter
Input
Timing
Data Memory
P/S
Converter
Connection Memory
Output
Timing
Timing
Microprocessor Interface
and Control Registers
Test Access
Port
SToA0
SToB0
SToC0
SToD0
:
:
SToA31
SToB31
SToC31
SToD31
Figure 1 - ZL50073 Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved.

PagesPages 30
Télécharger [ ZL50073 ]


Fiche technique recommandé

No Description détaillée Fabricant
ZL50070 24 K Channel Digital Switch Zarlink Semiconductor
Zarlink Semiconductor
ZL50073 32 K Channel Digital Switch Zarlink Semiconductor
Zarlink Semiconductor
ZL50074 32 K x 32 K Channel TDM Switch Zarlink Semiconductor
Zarlink Semiconductor
ZL50075 32 K Channel Digital Switch Zarlink Semiconductor
Zarlink Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche