DataSheetWiki


CDCR83A fiches techniques PDF

TelCom Semiconductor - DIRECT RAMBUS CLOCK GENERATOR

Numéro de référence CDCR83A
Description DIRECT RAMBUS CLOCK GENERATOR
Fabricant TelCom Semiconductor 
Logo TelCom Semiconductor 





1 Page

No Preview Available !





CDCR83A fiche technique
www.DataSheet4U.com
CDCR83A
www.ti.com
DIRECT RAMBUS™ CLOCK GENERATOR
SCAS811 – AUGUST 2005
FEATURES
400-MHz Differential Clock Source for Direct
Rambus™ Memory Systems for an 800-MHz
Data Transfer Rate
Fail-Safe Power Up Initialization
Synchronizes the Clock Domains of the
Rambus Channel With an External System or
Processor Clock
Three Power Operating Modes to Minimize
Power for Mobile and Other Power-Sensitive
Applications
Operates From a Single 3.3-V Supply and
120 mW at 300 MHz (Typ)
Packaged in a Shrink Small-Outline Package
(DBQ)
Supports Frequency Multipliers: 4, 6, 8, 16/3
No External Components Required for PLL
Supports Independent Channel Clocking
Spread Spectrum Clocking Tracking
Capability to Reduce EMI
Designed for Use With TI's 133-MHz Clock
Synthesizers CDC924 and CDC921
Cycle-Cycle Jitter Is Less Than 50 ps at
400 MHz
Certified by Gigatest Labs to Exceed the
Rambus DRCG Validation Requirement
Supports Industrial Temperature Range of
–40°C to 85°C
DBQ PACKAGE
(TOP VIEW)
VDDIR
REFCLK
VDDP
GNDP
GNDI
PCLKM
SYNCLKN
GNDC
VDDC
VDDIPD
STOPB
PWRDNB
1
2
3
4
5
6
7
8
9
10
11
12
24 S0
23 S1
22 VDDO
21 GNDO
20 CLK
19 NC
18 CLKB
17 GNDO
16 VDDO
15 MULT0
14 MULT1
13 S2
NC − No internal connection
DESCRIPTION
The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus
memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or
processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile
PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory
applications.
The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable
synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus
memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and
memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs
and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies
by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase
difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between
PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary
without incurring additional latency.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DIRECT RAMBUS, Rambus are trademarks of Rambus Inc.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005, Texas Instruments Incorporated

PagesPages 12
Télécharger [ CDCR83A ]


Fiche technique recommandé

No Description détaillée Fabricant
CDCR83 Direct RAMBus Clock Generator (Rev. B) Texas Instruments
Texas Instruments
CDCR83A DIRECT RAMBUS CLOCK GENERATOR TelCom Semiconductor
TelCom Semiconductor
CDCR83A Direct Rambus Clock Generator Texas Instruments
Texas Instruments

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche