DataSheetWiki


HY5756820CT fiches techniques PDF

Hynix Semiconductor - 4 Banks x 8M x 8Bit Synchronous DRAM

Numéro de référence HY5756820CT
Description 4 Banks x 8M x 8Bit Synchronous DRAM
Fabricant Hynix Semiconductor 
Logo Hynix Semiconductor 





1 Page

No Preview Available !





HY5756820CT fiche technique
www.DataSheet4U.com
HY57V56820C(L)T
4 Banks x 8M x 8Bit Synchronous DRAM
DESCRIPTION
The HY57V56820C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large
memory density and high bandwidth. The HY57V56820C is organized as 4banks of 8,388,608x8.
The HY57V56820C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or
write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
• Single 3.3±0.3V power supply
• All device pins are compatible with LVTTL interface
• JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
• All inputs and outputs referenced to positive edge of system
clock
• Data mask function by DQM
• Internal four banks operation
• Auto refresh and self refresh
• 8192 refresh cycles / 64ms
• Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
• Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V56820CT-6
HY57V56820CT-K
HY57V56820CT-H
HY57V56820CT-8
HY57V56820CT-P
HY57V56820CT-S
HY57V56820CLT-6
HY57V56820CLT-K
HY57V56820CLT-H
HY57V56820CLT-8
HY57V56820CLT-P
HY57V56820CLT-S
Clock Frequency
166MHz
133MHz
133MHz
125MHz
100MHz
100MHz
166MHz
133MHz
133MHz
125MHz
100MHz
100MHz
Power
Normal
Low power
Organization
4Banks x 8Mbits x8
Interface
Package
LVTTL
400mil 54pin TSOP II
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of
circuits described. No patent licenses are implied.
Rev. 0.4 / July 2003
1

PagesPages 12
Télécharger [ HY5756820CT ]


Fiche technique recommandé

No Description détaillée Fabricant
HY5756820C 4 Banks x 8M x 8Bit Synchronous DRAM Hynix Semiconductor
Hynix Semiconductor
HY5756820CT 4 Banks x 8M x 8Bit Synchronous DRAM Hynix Semiconductor
Hynix Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche