|
|
PDF 24AA024 Data sheet ( Hoja de datos )
| Número de pieza | 24AA024 | |
| Descripción | (24AA024 / 24AA025) 2K I2C Serial EEPROM | |
| Fabricantes | Microchip Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 24AA024 (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
24AA024/24LC024/24AA025/24LC025
2K I2C™ Serial EEPROM
Device Selection Table
Part
Number
VCC Range
Max
Clock
Temp. Write
Range Protect
24AA024 1.8V - 5.5V 400 KHz(1)
24AA025 1.8V - 5.5V 400 KHz(1)
I
I
Yes
No
24LC024 2.5V - 5.5V 400 KHz I
Yes
24LC025 2.5V - 5.5V 400 KHz I
No
Note 1: 100 KHz for VCC < 2.5V
Features
• Single supply with operation from 1.8V to 5.5V
• Low-power CMOS technology
- 1 mA active current typical
- 1 µA standby current typical at 5.5V
• Organized as a single block of 256 bytes (256 x 8)
• Hardware write protection for entire array
(24XX024)
• 2-wire serial interface bus, I2C™ compatible
• 100 kHz and 400 kHz clock compatibility
• Page write buffer for up to 16 bytes
• Self-timed write cycle (including auto-erase)
• 10 ms max. write cycle time
• Address lines allow up to eight devices on bus
• 1,000,000 erase/write cycles
• ESD protection > 4,000V
• Data retention > 200 years
• 8-pin PDIP, SOIC, TSSOP and MSOP packages
• Available for extended temperature ranges
- Industrial (I): -40°C to +85°C
Pin Function Table
Name
VSS
SDA
SCL
VCC
A0, A1, A2
WP
Function
Ground
Serial Data
Serial Clock
1.8V to 5.5V Power Supply
Chip Selects
Hardware Write-Protect (24LC024)
Description
The Microchip Technology Inc. 24AA024/24LC024/
24AA025/24LC025 is a 2 Kbit Serial Electrically
Erasable PROM with a voltage range of 1.8V to 5.5V.
The device is organized as a single block of 256 x 8-bit
memory with a 2-wire serial interface. Low current
design permits operation with typical standby and
active currents of only 1 µA and 1 mA, respectively.
The device has a page write capability for up to 16
bytes of data. Functional address lines allow the
connection of up to eight 24AA024/24LC024/
24AA025/24LC025 devices on the same bus for up to
16K bits of contiguous EEPROM memory. The device
is available in the standard 8-pin PDIP, 8-pin SOIC
(150 mil), TSSOP and MSOP packages.
Package Types
PDIP/SOIC
A0 1
8 VCC
A1 2
A2 3
7 WP*
6 SCL
VSS 4
TSSOP/MSOP
A0
A1
A2
VSS
1
2
3
4
5 SDA
8 VCC
7 WP*
6 SCL
5 SDA
Block Diagram
A0 A1 A2
WP*
HV Generator
I/O
Control
Logic
Memory
Control
Logic
XDEC
SDA SCL
VCC
VSS
EEPROM
Array
Write-Protect
Circuitry
YDEC
Sense Amp.
R/W Control
Note:
*WP pin available only on 24XX024. This pin
has no internal connection on 24XX025.
2004 Microchip Technology Inc.
DS21210G-page 1
1 page  
24AA024/24LC024/24AA025/24LC025
4.0 BUS CHARACTERISTICS
The following bus protocol has been defined:
• Data transfer may be initiated only when the bus
is not busy.
• During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1 Bus Not Busy (A)
Both data and clock lines remain high.
4.2 Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.3 Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
4.4 Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device and is,
theoretically, unlimited, (though only the last sixteen will
be stored when performing a write operation). When an
overwrite does occur, it will replace data in a first-in
first-out fashion.
4.5 Acknowledge
Each receiving device, when addressed, is required to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
Note:
The 24AA024/24LC024/24AA025/
24LC025 does not generate any
Acknowledge bits if an internal
programming cycle is in progress.
The device that acknowledges has to pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
the acknowledge-related clock pulse. Of course, setup
and hold times must be taken into account. A master
must signal an end of data to the slave by not generating
an Acknowledge bit on the last byte that has been
clocked out of the slave. In this case, the slave must
leave the data line high to enable the master to generate
the Stop condition (Figure 4-2).
FIGURE 4-1:
SCL (A) (B)
DATA TRANSFER SEQUENCE ON THE SERIAL BUS CHARACTERISTICS
(C) (D)
(C) (A)
SDA
Start
Condition
Address or
Acknowledge
Valid
Data
Allowed
to Change
FIGURE 4-2:
ACKNOWLEDGE TIMING
Acknowledge
Bit
SCL 1 2 3 4 5 6 7 8 9 1 2 3
Stop
Condition
SDA
Data from transmitter
Transmitter must release the SDA line at this point allowing
the Receiver to pull the SDA line low to acknowledge the
previous eight bits of data.
Data from transmitter
Receiver must release the SDA line at this
point so the Transmitter can continue
sending data.
2004 Microchip Technology Inc.
DS21210G-page 5
5 Page 
24AA024/24LC024/24AA025/24LC025
9.0 PACKAGING INFORMATION
9.1 Package Marking Information
8-Lead PDIP (300 mil)
XXXXXXXX
T/XXXNNN
YYWW
Example:
24LC024
I/P13F
0319
8-Lead SOIC (150 mil)
XXXXXXXX
T/XXYYWW
NNN
Example:
24LC024
I/SN0319
13F
8-Lead TSSOP
XXXX
TYWW
NNN
8-Lead MSOP
XXXXT
YWWNNN
Part
TSSOP
Number Marking Code
24AA024
4A24
24LC024
24AA025
L24
4A25
24LC025
L25
Example:
4L24
I319
13F
Part
Number
24AA024
24LC024
24AA025
24LC025
MSOP
Marking Code
4A24I
4L24I
4A25I
4L25I
Example:
4L24I
31913F
Legend: XX...X
T
YY
WW
NNN
Customer specific information*
Temperature grade
Year code (last 2 digits of calendar year)
Week code (week of January 1 is week ‘01’)
Alphanumeric traceability code
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line thus limiting the number of available characters
for customer specific information.
* Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.
2004 Microchip Technology Inc.
DS21210G-page 11
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet 24AA024.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 24AA02 | EEPROM |  Microchip |
| 24AA024 | (24AA024 / 24AA025) 2K I2C Serial EEPROM | Microchip Technology |
| 24AA025 | (24AA024 / 24AA025) 2K I2C Serial EEPROM | Microchip Technology |
| 24AA025E48 | 2K I2C Serial EEPROMs | Microchip Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |