DataSheetWiki


IDT723674 fiches techniques PDF

IDT - (IDT7236x4) CMOS SyncBiFIFO

Numéro de référence IDT723674
Description (IDT7236x4) CMOS SyncBiFIFO
Fabricant IDT 
Logo IDT 





1 Page

No Preview Available !





IDT723674 fiche technique
www.DataSheet4U.com
CMOS SyncBiFIFOTM WITH BUS-MATCHING
2,048 x 36 x 2
4,096 x 36 x 2
8,192 x 36 x 2
IDT723654
IDT723664
IDT723674
FEATURES
Memory storage capacity:
IDT723654 – 2,048 x 36 x 2
IDT723664 – 4,096 x 36 x 2
IDT723674 – 8,192 x 36 x 2
Clock frequencies up to 83 MHz (8ns access time)
Two independent clocked FIFOs buffering data in opposite
directions
Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags
functions) or First Word Fall Through Timing (using ORA, ORB,
IRA, and IRB flag functions)
Programmable Almost-Empty and Almost-Full flags; each has five
default offsets (8, 16, 64, 256 and 1,024 )
Serial or parallel programming of partial flags
Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits
(byte)
Big- or Little-Endian format for word and byte bus sizes
Retransmit Capability
Master Reset clears data and configures FIFO, Partial Reset
clears data but retains configuration settings
Mailbox bypass registers for each FIFO
Free-running CLKA and CLKB may be asynchronous or coincident
(simultaneous reading and writing of data on a single clock edge
is permitted)
Auto power down minimizes power dissipation
Available in space saving 128-pin Thin Quad Flatpack (TQFP)
Pin compatible to the lower density parts, IDT723624/723634/723644
Industrial temperature range (–40°C to +85°C) is available
FUNCTIONAL BLOCK DIAGRAM
CLKA
CSA
W/RA
ENA
MBA
MRS1
PRS1
FFA/IRA
AFA
FS2
FS0/SD
FS1/SEN
A0-A35
EFA/ORA
AEA
Port-A
Control
Logic
FIFO1,
Mail1
Reset
Logic
36
RT1
RTM
RT2
36
FIFO1 and
FIFO2
Retransmit
Logic
MBF2
Mail 1
Register
36
RAM ARRAY
2,048 x 36
36
4,096 x 36
8,192 x 36
FIFO1
Write
Pointer
Read
Pointer
Status Flag
Logic
Programmable Flag
Offset Registers
Timing
Mode
13
FIFO2
Status Flag
Logic
Read
Pointer
Write
Pointer
RAM ARRAY
36 2,048 x 36
4,096 x 36
8,192 x 36
Mail 2
Register
36
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncBiFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
MBF1
36
EFB/ORB
AEB
36
FIFO2,
Mail2
Reset
Logic
FWFT
B0-B35
FFB/IRB
AFB
MRS2
PRS2
Port-B
Control
Logic
CLKB
CSB
W/RB
ENB
MBB
BE
BM
SIZE
5608 drw01
NOVEMBER 2003
DSC-5608/5

PagesPages 37
Télécharger [ IDT723674 ]


Fiche technique recommandé

No Description détaillée Fabricant
IDT723672 (IDT7236x2) CMOS SyncBiFIFO IDT
IDT
IDT723673 (IDT7236x3) CMOS SyncFIFO WITH BUS-MATCHING Integrated Device Technology
Integrated Device Technology
IDT723674 (IDT7236x4) CMOS SyncBiFIFO IDT
IDT
IDT723676 (IDT7236x6) CMOS TRIPLE BUS SyncFIFOTM Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche