|
|
PDF IDT70T9359 Data sheet ( Hoja de datos )
| Número de pieza | IDT70T9359 | |
| Descripción | (IDT70T9349L / IDT70T9359) SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM | |
| Fabricantes | Integrated Device Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de IDT70T9359 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
HIGH-SPEED 2.5V 8/4K x 18
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
PRELIMINARY
IDT70T9359/49L
.eatures:
x True Dual-Ported memory cells which allow simultaneous
access of the same memory location
x High-speed clock to data access
– Commercial:7.5/9/12ns (max.)
– Industrial: 9ns (max.)
x Low-power operation
– IDT70T9359/49L
Active: 225mW (typ.)
Standby: 1.5mW (typ.)
x Flow-Through or Pipelined output mode on either port via
the FT/PIPE pins
x Counter enable and reset features
x Dual chip enables allow for depth expansion without
additional logic
.unctional Block Diagram
x Full synchronous operation on both ports
– 4.0ns setup to clock and 0.5ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 7.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 12ns cycle time, 83MHz operation in Pipelined output mode
x Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
x LVTTL- compatible, single 2.5V (±100mV) power supply
x Industrial temperature range (–40°C to +85°C) is
available for 66MHz
x Available in a 100-pin Thin Quad Flatpack (TQFP) and 100-
pin fine pitch Ball Grid Array (fpBGA) packages.
R/WL
UBL
CE0L
CE1L
LBL
OEL
1
0
0/1
FT/PIPEL
I/O9L-I/O17L
I/O0L-I/O8L
A12L(1)
A0L
CLKL
ADSL
CNTENL
CNTRSTL
0/1
1b 0b
b
a 1a 0a
Counter/
Address
Reg.
I/O
Control
I/O
Control
MEMORY
ARRAY
1
0
0/1
0a 1a
a
b0b 1b
0/1
Counter/
Address
Reg.
NOTE:
1. A12 is a NC for IDT70T9349.
R/WR
UBR
CE0R
CE1R
LBR
OER
FT/PIPER
I/O9R-I/O17R
I/O0R-I/O8R
A12R(1)
A0R
CLKR
ADSR
CNTENR
CNTRSTR
5640 drw 01
©2002 Integrated Device Technology, Inc.
1
JULY 2002
DSC-5640/1
1 page  
IDT70T9359/49L
High-Speed 2.5V 8/4K x 18 Dual-Port Synchronous Pipelined Static RAM
Truth Table IIAddress Counter Control(1,2)
Preliminary
Industrial and Commercial Temperature Ranges
External
Address
An
X
Previous Internal
Internal Address
Address Used
X An
An An + 1
CLK
↑
↑
ADS
L(4)
H
CNTEN
X
L(5)
CNTRST
H
H
I/O(3)
MODE
DI/O (n) Exte rnal Ad dre ss Used
DI/O(n+1) Counte r Enable d—Inte rnal Add re ss ge ne ration
X
An + 1 An + 1
↑
H
H
H DI/O(n+1) E xte rnal Add re ss Blocke d— Counte r d isab le d (An + 1 re used )
X
X
A0 ↑ X X
L(4) DI/O(0) Counte r Reset to Ad dress 0
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. CE0, LB, UB, and OE = VIL; CE1 and R/W = VIH.
3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
4. ADS and CNTRST are independent of all other signals including CE0, CE1, UB and LB.
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE0, CE1, UB and LB.
5640 tbl 03
Recommended Operating
Temperature and Supply Voltage
Grade
Ambient
Temperature(1)
GND
VDD
Commercial
0OC to +70OC
0V 2.5V + 100mV
Industrial
-40OC to +85OC
0V 2.5V + 100mV
NOTES:
5640 tbl 04
1. This is the parameter TA. This is the "instant on" case temperature.
Recommended DC Operating
Conditions
Symbol
Parameter
Min. Typ. Max. Unit
VDD Supply Voltage
2.4 2.5 2.6 V
VSS Ground
VIH Input High Voltage
VIL Input Low Voltage
0
1.7
-0.3(1)
0
____
____
NOTES:
1. VIL > -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDD +0.3V.
0V
VDD+0.3V(2)
V
0.7 V
5640 tbl 05
Absolute Maximum Ratings(1)
Symbol
Rating
VTERM(2)
Terminal Voltage
with Respect to
GND
Commercial
& Industrial
-0.5 to +3.6
Unit
V
TBIAS Temperature
Under Bias
TSTG Storage
Temperature
-55 to +125
-65 to +150
oC
oC
IOUT DC Output Current
50 mA
NOTES:
5640 tbl 06
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns
maximum, and is limited to < 20mA for the period of VTERM > VDD + 0.3V.
Capacitance(1)
(TA = +25°C, f = 1.0MHZ)
Symbol
Parameter
Conditions(2) Max. Unit
CIN Input Capacitance
VIN = 3dV
9 pF
COUT(3) Output Capacitance
VOUT = 3dV
10 pF
NOTES:
5640 tbl 07
1. These parameters are determined by device characterization, but are not
production tested.
2. 3dV references the interpolated capacitance when the input and output switch
from 0V to 3V or from 3V to 0V.
3. COUT also references CI/O.
6.452
5 Page 
IDT70T9359/49L
High-Speed 2.5V 8/4K x 18 Dual-Port Synchronous Pipelined Static RAM
Preliminary
Industrial and Commercial Temperature Ranges
Timing Waveform of Pipelined Read-to-Write-to-Read (OE = VIL)(3)
tCYC2
tCH2
tCL2
CLK
CE0
CE1
UB, LB
R/W
ADDRESS(4)
DATAIN
DATAOUT
tSC tHC
tSB tHB
tSW tHW
An
tSA tHA
An +1
tCD2
(2)
READ
tSW tHW
An + 2
An + 2
tSD tHD
An + 3
Dn + 2
tCKHZ (1)
Qn
NOP(5)
WRITE
An + 4
tCKLZ(1)
tCD2
Qn + 3
READ
5640 drw 10
Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)
tCYC2
tCH2
tCL2
CLK
CE0
CE1
UB, LB
R/W
tSC tHC
tSB tHB
tSW tHW
tSW tHW
ADDRESS(4)
DATAIN
DATAOUT
An
tSA tHA
(2)
An +1
An + 2
tSD tHD
tCD2
Dn + 2
Qn
tOHZ(1)
An + 3
Dn + 3
An + 4
An + 5
tCKLZ(1)
tCD2
Qn + 4
OE
READ
WRITE
READ
5640 drw 11
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for
reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.
6.1412
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet IDT70T9359.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| IDT70T9359 | (IDT70T9349L / IDT70T9359) SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM | Integrated Device Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |