|
|
PDF AD9889A Data sheet ( Hoja de datos )
| Número de pieza | AD9889A | |
| Descripción | High Performance HDMI/DVI Transmitter | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD9889A (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
FEATURES
General
HDMITM/DVI transmitter compatible with HDMI v1.2a,
DVI v1.0, and HDCP 1.1
Single 1.8 V power supply
Video/audio inputs accept logic level s from 1.8 V to 3.3 V
76-ball CSP_BGA, Pb-free package
Digital video
80 MHz operation supports all resolutions from 480i to
720p/1080i and XGA-75 Hz
Programmable two-way color space converter
Supports RGB, YCbCr, DDR
Supports ITU656 based embedded syncs
Auto input video format timing detection (CEA-861B)
Digital audio
Supports standard S/PDIF for stereo LPCM or compressed
audio up to 192 kHz
8-channel uncompressed LPCM I2S audio up to 192 kHz
Special features for easy system design
On-chip MPU with I2C® master to perform HDCP
operations and EDID reading operations
5 V tolerant I2C and HPD I/Os, no extra device needed
No audio master clock needed for supporting S/PDIF
and I2S
On-chip MPU reports HDMI events through interrupts and
registers
APPLICATIONS
DVD players and recorders
Digital set-top boxes
A/V receivers
Digital cameras and camcorders
HDMI repeater/splitter
GENERAL DESCRIPTION
The AD9889A-BBCZ is an 80 MHz, high definition multimedia
interface (HDMI) v.1.2a transmitter. It supports HDTV formats
up to 720p/1080i, and computer graphic resolutions up to XGA
(1024 × 768 @ 75 Hz). With the inclusion of HDCP, the AD9889A
allows the secure transmission of protected content as specified
by the HDCP v1.1 protocol.
The AD9889A supports both S/PDIF and 8-channel I2S audio.
Its high fidelity 8-channel I2S can transmit either stereo or 7.1
surround audio at 192 kHz. The S/PDIF can carry stereo
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
DataSheet4 U .com
High Performance
HDMI/DVI Transmitter
AD9889A
FUNCTIONAL BLOCK DIAGRAM
SCL SDA
MCL MDA
INT
CLK
VSYNC
HSYNC
DE
D[23:0]
S/PDIF
MCLK
I2S[3:0]
LRCLK
SCLK
I2C
SLAVE
REGISTER
CONFIGURATION
LOGIC
HDCP
CORE
INTERRUPT
HANDLER
HDCP-EDID
MICRO-
CONTROLLER
I2C
MASTER
VIDEO
DATA
CAPTURE
COLOR
SPACE
CONVER-
SION
4:2:2 TO
4:4:4
CONVER-
SION
XOR
MASK
HDMI
Tx
CORE
AUDIO
DATA
CAPTURE
AD9889A
Figure 1.
HPD
DDCSDA
DDCSCL
Tx0[1:0]
Tx1[1:0]
Tx2[1:0]
TxC[1:0]
LPCM audio or compressed audio including Dolby® Digital,
DTS®, and THX®.
The AD9889A helps to reduce system design complexity and
cost by incorporating such features as an internal MPU for
HDCP operations, an I2C master for EDID reading, a single
1.8 V power supply and 5 V tolerance on I2C and hot plug
detect pins.
Fabricated in an advanced CMOS process, the AD9889A
is available in a space saving, 76-ball, CSP_BGA surface-
mount package. The CSP_BGA package is specified from
−25°C to +90°C.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2006 Analog Devices, Inc. All rights reserved.
1 page  
www.DataSheet4U.com
AD9889A
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
10 9 8 7 6 5 4 3 2 1
A
B
C
D
E
F
G
H
J
K
BOTTOM VIEW
(Not to Scale)
Figure 2. 76-Ball BGA Configuration (Top View)
Table 3. Pin Function Descriptions
Pin No.
Mnemonic Type1
A1 to A10, B1
to B10, C9,
C10, D9, D10
D[23:0]
I
D1 CLK I
C2 DE I
C1
HSYNC
I
D2
VSYNC
I
J3
EXT_SW
I
K3 HPD I
E2
S/PDIF
I
E1
MCLK
I
F2, F1, G2, G1 I2S[3:0]
I
H2
SCLK
I
H1
LRCLK
I
J7
PD/A0
I
K1, K2
TxC−/TxC+ O
K10, J10
Tx2−/Tx2+ O
K7, K8
Tx1−/Tx1+ O
K4, K5
Tx0−/Tx0+ O
H10 INT O
J2, J5, J8, K9 AVDD
D5, D6, D7, E7 DVDD
P
P
G4, G5, J1
PVDD
P
D4, E4, F4, J4,
G6, J6, K6, F7,
G7, H9, J9
GND
P
Description
Video Data Input. Digital input in RGB or YCbCr format. Supports CMOS logic levels from 1.8 V to 3.3 V.
Video Clock Input. Supports CMOS logic levels from 1.8 V to 3.3 V.
Data Enable Bit for Digital Video. Supports CMOS logic levels from 1.8 V to 3.3 V.
Horizontal SYNC Input. Supports CMOS logic levels from 1.8 V to 3.3 V.
Vertical SYNC Input. Supports CMOS logic levels from 1.8 V to 3.3 V.
Sets internal reference currents. Place 887 Ω resistor (1% tolerance) between this pin and ground.
Hot Plug Detect Signal. This indicates to the interface whether the receiver is connected. 1.8 V to
5.0 V CMOS logic level.
S/PDIF (Sony/Philips Digital Interface) Audio Input. This is the audio input from a Sony/Philips
digital interface. Supports CMOS logic levels from 1.8 V to 3.3 V.
Audio Reference Clock. 128 × N × fS with N = 1, 2, 3, or 4. Set to 128 × sampling frequency (fS),
256 × fS, 384 × fS, or 512 × fS. 1.8 V to 3.3 V CMOS logic level.
I2S Audio Data Inputs. These represent the eight channels of audio (two per input) available
through I2S. Supports CMOS logic levels from 1.8 V to 3.3 V.
I2S Audio Clock. Supports CMOS logic levels from 1.8 V to 3.3 V.
Left/Right Channel Selection. Supports CMOS logic levels from 1.8 V to 3.3 V.
Power-Down Control and I2C Address Selection. The I2C address and the PD polarity are set by the
PD/A0 pin state when the supplies are applied to the AD9889A. 1.8 V to 3.3 V CMOS logic level.
Differential Clock Output. Differential clock output at pixel clock rate; transition minimized
differential signaling (TMDS) logic level.
Differential Output Channel 2. Differential output of the red data at 10× the pixel clock rate; TMDS
logic level.
Differential Output Channel 1. Differential output of the green data at 10× the pixel clock rate;
TMDS logic level.
Differential Output Channel 0. Differential output of the blue data at 10× the pixel clock rate; TMDS
logic level.
Interrupt. CMOS logic level. A 2 kΩ pull up resistor to interrupt the microcontroller IO supply is
recommended.
1.8 V Power Supply for TMDS Outputs.
1.8 V Power Supply for Digital and I/O Power Supply. These pins supply power to the digital logic
and I/Os. They should be filtered and as quiet as possible.
1.8 V PLL Power Supply. The most sensitive portion of the AD9889A is the clock generation
circuitry. These pins provide power to the clock PLL. The designer should provide quiet, noise-free
power to these pins.
Ground. The ground return for all circuitry on-chip. It is recommended that the AD9889A be
assembled on a single, solid ground plane with careful attention given to ground current paths.
DataSheet4 U .com
Rev. 0 | Page 5 of 12
5 Page 
www.DataSheet4U.com
NOTES
AD9889A
DataSheet4 U .com
Rev. 0 | Page 11 of 12
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet AD9889A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD9889 | High Performance HDMI/DVI Transmitter | Analog Devices |
| AD9889A | High Performance HDMI/DVI Transmitter | Analog Devices |
| AD9889B | High Performance HDMI/DVI Transmitter | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |