|
|
Numéro de référence | 56F805 | ||
Description | 16-bit Hybrid Controller | ||
Fabricant | Motorola Semiconductors | ||
Logo | |||
1 Page
www.DataSheet4U.com
Freescale Semiconductor, Inc.
DSP56F805/D
Rev. 12.0, 02/2004
56F805
Technical Data
56F805 16-bit Hybrid Controller
• Up to 40 MIPS at 80MHz core frequency
• DSP and MCU functionality in a unified,
C-efficient architecture
• Hardware DO and REP loops
• MCU-friendly instruction set supports both
DSP and controller functions: MAC, bit
manipulation unit, 14 addressing modes
• 31.5K × 16-bit words Program Flash
• 512 × 16-bit words Program RAM
• 4K × 16-bit words Data Flash
• 2K × 16-bit words Data RAM
• 2K × 16-bit words Boot Flash
• Up to 64K × 16-bit words each of external
Program and Data memory
• Two 6-channel PWM Modules
• Two 4-channel, 12-bit ADCs
• Two Quadrature Decoders
• CAN 2.0 B Module
• Two Serial Communication Interfaces (SCIs)
• Serial Peripheral Interface (SPI)
• Up to four General Purpose Quad Timers
• JTAG/OnCETM port for debugging
• 14 Dedicated and 18 Shared GPIO lines
• 144-pin LQFP Package
6
PWM Outputs
Current Sense Inputs
3
Fault Inputs
4
6
PWM Outputs
Current Sense Inputs
3
Fault Inputs
4
A/D1
4 A/D2 ADC
4 VREF
Quadrature
Decoder 0/
4 Quad Timer A
PWMA
PWMB
RSTO
EXTBOOT
RESET IRQB
IRQA
6
JTAG/
OnCE
Port
VPP VCAPC VDD
28
VSS
8*
VDDA
VSSA
Digital Reg Analog Reg
Low Voltage
Supervisor
Interrupt
Controller
Program Controller
and
Hardware Looping Unit
Address
Generation
Unit
Data ALU
16 x 16 + 36 → 36-Bit MAC
Three 16-bit Input Registers
Two 36-bit Accumulators
Bit
Manipulation
Unit
Quadrature
Decoder 1/
Program Memory
4
Quad B Timer
32252 x 16 Flash
512 x 16 SRAM
Quad Timer C
••
PAB
PDB
•
16-Bit
PLL
CLKO
2 Boot Flash
Quad Timer D
2048 x 16 Flash
4 / Alt Func
CAN 2.0A/B
Data Memory
2
SCI0
4096 x 16 Flash
2048 x 16 SRAM
or
2 GPIO
56800
XDB2
Core
CGDB
• • •XAB1
•XAB2
•INTERRUPT
IPBB
Clock Gen
XTAL
EXTAL
SCI1
or
COP/
CONTROLS CONTROLS
16 16
External 6
Address Bus
A[00:05]
A[06:15] or
2 GPIO
Watchdog
COP RESET
SPI
Application-
MODULE CONTROLS
or Specific
4
GPIO
Memory &
Dedicated
ADDRESS BUS [8:0]
DATA BUS [15:0]
IPBus Bridge
(IPBB)
External
Bus
Interface
Unit
Switch
External
Data Bus
Switch
Bus
GPIO-E2:E3 &
10 GPIO-A0:A7
D[00:15]
16
PS Select
DS Select
GPIO
Peripherals
Control
WR Enable
14 RD Enable
*includes TCS pin which is reserved for factory use and is tied to VSS
Figure 1. 56F805 Block Diagram
© Motorola, Inc., 2004. All rights reserved.
For More Information On This Product,
Go to: www.freescale.com
|
|||
Pages | Pages 48 | ||
Télécharger | [ 56F805 ] |
No | Description détaillée | Fabricant |
56F801 | 16-bit Hybrid Controller | Motorola Semiconductors |
56F801 | 16-bit Digital Signal Controllers | Freescale Semiconductor |
56F8011 | (56F8011 / 56F8013) 16-Bit Digital Signal Controller | Motorola Semiconductor |
56F8013 | 16-bit Digital Signal Controllers | Freescale Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |