DataSheetWiki


NT5DS16M16BW fiches techniques PDF

Nanya Techology - (NT5DSxxMxBx) 256Mb DDR SDRAM

Numéro de référence NT5DS16M16BW
Description (NT5DSxxMxBx) 256Mb DDR SDRAM
Fabricant Nanya Techology 
Logo Nanya Techology 





1 Page

No Preview Available !





NT5DS16M16BW fiche technique
www.DataSheet4U.com
NT5DS64M4BT NT5DS64M4BW
NT5DS32M8BT NT5DS32M8BW
NT5DS16M16BT NT5DS16M16BW
256Mb DDR SDRAM
Features
CAS Latency and Frequency
CAS
Latency
2
Maximum Operating Frequency
(MHz)*
DDR333
(-6K)*
DDR266B
(-75B)
133 100
2.5 166
* -6K also meets DDR266A Spec
(MHz-CL-tRCD-tRP = 133-2-3-3)
133
• Double data rate architecture: two data transfers per
clock cycle
• Bidirectional data strobe (DQS) is transmitted and
received with data, to be used in capturing data at the
receiver
• DQS is edge-aligned with data for reads and is center-
aligned with data for writes
• Differential clock inputs (CK and CK)
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data and
data mask referenced to both edges of DQS
• Burst lengths: 2, 4, or 8
• CAS Latency: 2, 2.5
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.8µs Maximum Average Periodic Refresh Interval
• 2.5V (SSTL_2 compatible) I/O
• VDDQ = 2.5V ± 0.2V
• VDD = 2.5V ± 0.2V
• -6K Speed sort: Supports PC2700/PC2100 modules
• -75B Speed sort: Supports PC2100 modules
Description
The 256Mb DDR SDRAM is a high-speed CMOS, dynamic
The DDR SDRAM provides for programmable Read or Write
random-access memory containing 268,435,456 bits. It is
burst lengths of 2, 4, or 8 locations. An Auto Precharge func-
internally configured as a quad-bank DRAM.
tion may be enabled to provide a self-timed row precharge
The 256Mb DDR SDRAM uses a double-data-rate architec-
that is initiated at the end of the burst access.
taurrcehittoecatcuhreieviseehsisgehn-stipaelleydao2pnepraretiofent.chThaercdhoituebclteurdeawtaDitrhaattaaenSheet4AtuUsre.wcooitfhmDsDtaRndSaDrdRASMDRs AaMllosw, sthfeorpcipoenlcinuerrde,nmt oupltiebraantikona,rchitec- DataShee
interface designed to transfer two data words per clock cycle thereby providing high effective bandwidth by hiding row pre-
at the I/O pins. A single read or write access for the 256Mb
charge and activation time.
DDR SDRAM effectively consists of a single 2n-bit wide, one
clock cycle data transfer at the internal DRAM core and two
An auto refresh mode is provided along with a power-saving
corresponding n-bit wide, one-half-clock-cycle data transfers
at the I/O pins.
Power Down mode. All inputs are compatible with the JEDEC
Standard for SSTL_2. All outputs are SSTL_2, Class II com-
patible.
A bidirectional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver. DQS The functionality described and the timing specifications
is a strobe transmitted by the DDR SDRAM during Reads
included in this data sheet are for the DLL Enabled mode
and by the memory controller during Writes. DQS is edge-
of operation.
aligned with data for Reads and center-aligned with data for
Writes.
The 256Mb DDR SDRAM operates from a differential clock
(CK and CK; the crossing of CK going high and CK going
LOW is referred to as the positive edge of CK). Commands
(address and control signals) are registered at every positive
edge of CK. Input data is registered on both edges of DQS,
and output data is referenced to both edges of DQS, as well
as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst ori-
ented; accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an Active
command, which is then followed by a Read or Write com-
mand. The address bits registered coincident with the Active
command are used to select the bank and row to be
accessed. The address bits registered coincident with the
Read or Write command are used to select the bank and the
starting column location for the burst access.
DataSheetR4UE.Vco1m.1
11/2002
DataSheet4 U .com
1
© NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

PagesPages 30
Télécharger [ NT5DS16M16BW ]


Fiche technique recommandé

No Description détaillée Fabricant
NT5DS16M16BF (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
Nanya Techology
NT5DS16M16BF (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
Nanya Techology
NT5DS16M16BG (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
Nanya Techology
NT5DS16M16BS (NT5DSxxMxBx) 256Mb DDR SDRAM Nanya Techology
Nanya Techology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche