DataSheetWiki


HYMD564646CP8J fiches techniques PDF

Hynix - 184Pin Unbuffered DDR SDRAM DIMMs

Numéro de référence HYMD564646CP8J
Description 184Pin Unbuffered DDR SDRAM DIMMs
Fabricant Hynix 
Logo Hynix 





1 Page

No Preview Available !





HYMD564646CP8J fiche technique
www.DataSheet4U.com
184pin Unbuffered DDR SDRAM DIMMs based on 512Mb C ver. (TSOP)
This Hynix unbuffered Dual In-Line Memory Module (DIMM) series consists of 512Mb C ver. DDR SDRAMs in 400mil
TSOP II packages on a 184pin glass-epoxy substrate. This Hynix 512Mb C ver. based unbuffered DIMM series provide
a high performance 8 byte interface in 5.25" width form factor of industry standard. It is suitable for easy interchange
and addition.
FEATURES
• JEDEC Standard 184-pin dual in-line memory module
(DIMM)
• Two ranks 128M x 72, 128M x 64 and One rank 64M
x 72, 64M x 64, 32M x 64 organization
• 2.6V ± 0.1V VDD and VDDQ Power supply for
DDR400, 2.5V ± 0.2V for DDR333 and below
• All inputs and outputs are compatible with SSTL_2
interface
• Fully differential clock operations (CK & /CK) with
133/166/200MHz
• DLL aligns DQ and DQS transition with CK transition
• Programmable CAS Latency: DDR266(2, 2.5 clock),
DDR333(2.5 clock), DDR400(3 clock)
• Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
• Edge-aligned DQS with data outs and Center-aligned
DQS with data inputs
• Auto refresh and self refresh supported
• 8192 refresh cycles / 64ms
• Serial Presence Detect (SPD) with EEPROM
• Built with 512Mb DDR SDRAMs in 400 mil TSOP II
packages
• All lead-free products (RoHS compliant)
ADDRESS TABLE
Organization Ranks
256MB
512MB
512MB
1GB
1GB
32M x 64
64M x 64
64M x 72
128M x 64
128M x 72
1
1
1
2
2
DataSheet4U.com
SDRAMs
32Mb x 16
64Mb x 8
64Mb x 8
64Mb x 8
64Mb x 8
# of
DRAMs
4
8
9
16
18
# of row/bank/column Address
13(A0~A12)/2(BA0,BA1)/10(A0~A9)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
13(A0~A12)/2(BA0,BA1)/11(A0~A9,A11)
PERFORMANCE RANGE
Part-Number Suffix
Speed Bin
CL - tRCD- tRP
Max Clock
Frequency
CL=3
CL=2.5
CL=2
-D431
DDR400B
3-3-3
200
166
133
-J
DDR333
2.5-3-3
-
166
133
-H
DDR266B
2.5-3-3
-
133
133
Refresh
Method
8K / 64ms
8K / 64ms
8K / 64ms
8K / 64ms
8K / 64ms
Unit
-
CK
MHz
MHz
MHz
Note:
1. 2.6V ± 0.1V VDD and VDDQ Power supply for DDR400 and 2.5V ± 0.2V for DDR333 and below
DataShee
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 1.2 / Nov. 2005
1
DataSheet4U.com
DataSheet4 U .com
DataSheet4U.com

PagesPages 30
Télécharger [ HYMD564646CP8J ]


Fiche technique recommandé

No Description détaillée Fabricant
HYMD564646CP8 184Pin Unbuffered DDR SDRAM DIMMs Hynix
Hynix
HYMD564646CP8J 184Pin Unbuffered DDR SDRAM DIMMs Hynix
Hynix

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche