|
|
PDF SZA1000 Data sheet ( Hoja de datos )
| Número de pieza | SZA1000 | |
| Descripción | QIC digital equalizer | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SZA1000 (archivo pdf) en la parte inferior de esta página. Total 32 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
INTEGRATED CIRCUITS
DATA SHEET
SZA1000
QIC digital equalizer
Product specification
File under Integrated Circuits, IC01
www.DataSheet4U.com
1998 Feb 16
1 page  
www.DataSheet4U.com
Philips Semiconductors
QIC digital equalizer
SYMBOL
VSSA2
VDDA2
CMPB
EYEB
PIN DESCRIPTION
41 analog ground
42 analog supply voltage
43 comparator for read pulse; negative input
44 differentiated signal; negative output
Product specification
SZA1000
handbook, full pagewidth
IO1 1
IO2 2
WEQEN 3
WGATE 4
VDDD1 5
CLKIN 6
CLKOUT 7
VSSD1 8
WEQCLK 9
WDIN 10
AUXBUS0/WDOUT 11
SZA1000
www1.9D98aFetba1S6 heet4U.com
Fig.2 Pin configuration.
5
33 INB
32 INA
31 TEST
30 RESET
29 PACLK
28 VSSD2
27 SRD/RD
26 VDDD2
25 RRC
24 SCLK
23 SDEN
MGD794
5 Page 
www.DataSheet4U.com
Philips Semiconductors
QIC digital equalizer
Product specification
SZA1000
ADDRESS
35
36
37
38
39
40
41
42
43
44
45
NAME
EQ MODE0
DIFF
CLK_DIV
STRIPE_F
EQ_MODE1
PLL_FREQL
PLL_FREQH
WIN_SHIFT
PLL_NI
PLL_NP
MLD_SET
DESCRIPTION
Mode setting for PACLK (pin 29) and GAP/STRIPE (pin 21)
(see Tables 21, 22 and 23)
differentiator settings (see Tables 24, 25 and 26)
main clock divider (see Tables 27 and 28)
stripe detector nominal frequency (see Table 29)
equalizer mode settings
PLL nominal frequency bits 0 to 7
PLL nominal frequency bits 8 to 10
PLL window shift
PLL loop filter integrating gain and range
PLL loop filter proportional gain
maximum likelihood detector settings
Control register functions
Control register functions are detailed in Tables 2 to 43.
FIR FUNCTION
Addresses 0 to 9: FIR tap coefficient values
Table 2 Coefficient values: FIR_VAL0 to FIR_VAL9; note 1
D7 D6
D5 D4 D3 D2 D1 D0
− FIR_VALn.6 FIR_VALn.5 FIR_VALn.4 FIR_VALn.3 FIR_VALn.2 FIR_VALn.1 FIR_VALn.0
Note
1. These are 7-bit coefficient values in two’s complement notation; taps 5 to 9 are only used when R = 2; tap 10 has a
fixed coefficient value of +64.
Addresses 10 to 15: FIR tap position selection
Table 3 Tap position selection: FIR_SELnn; note 1
ADDR.
NAME
TAPS
10
FIR_SEL05
0 and 5
11
FIR_SEL16
1 and 6
12
FIR_SEL27
2 and 7
13
FIR_SEL38
3 and 8
14
FIR_SEL49
4 and 9
15 FIR_SEL10
10
omNote
.c1. See Table 4 for the value of FSn.n.
www.DataSheet4U1998 Feb 16
D7 D6 D5 D4 D3 D2 D1 D0
− − FS0.2 FS0.1 FS0.0 FS5.2 FS5.1 FS5.0
− − FS1.2 FS1.1 FS1.0 FS6.2 FS6.1 FS6.0
− − FS2.2 FS2.1 FS2.0 FS7.2 FS7.1 FS7.0
− − FS3.2 FS3.1 FS3.0 FS8.2 FS8.1 FS8.0
− − FS4.2 FS4.1 FS4.0 FS9.2 FS9.1 FS9.0
− − − − FS10.3 FS10.2 FS10.1 FS10.0
11
11 Page | ||
| Páginas | Total 32 Páginas | |
| PDF Descargar | [ Datasheet SZA1000.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SZA1000 | QIC digital equalizer | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |