|
|
PDF ICS570 Data sheet ( Hoja de datos )
| Número de pieza | ICS570 | |
| Descripción | Multiplier and Zero Delay Buffer | |
| Fabricantes | Integrated Circuit Solution | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ICS570 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
ICS570
Multiplier and Zero Delay Buffer
Description
The ICS570 is a high-performance Zero Delay Buffer
(ZDB) which integrates ICS’ proprietary analog/digital
Phase Locked Loop (PLL) techniques. The A version is
recommended for 5 V designs and the B version for
3.3 V designs. The chip is part of ICS’ ClockBlocksTM
family, and was designed as a performance upgrade to
meet today’s higher speed and lower voltage
requirements. The zero delay feature means that the
rising edge of the input clock aligns with the rising
edges of both output clocks, giving the appearance of
no delay through the device. There are two outputs on
the chip, one being a low-skew divide by two of the
other output. The device incorporates an all-chip power
down/tri-state mode that stops the internal PLL and
puts both outputs into a high impedance state.
The ICS570 is ideal for synchronizing outputs in a large
variety of systems, from personal computers to data
communications to graphics/video. By allowing off-chip
feedback paths, the device can eliminate the delay
through other devices.
The ICS570 A and B versions were designed to
improve input to output jitter from the original ICS570M
version, and are recommended for all new designs.
Features
• 8-pin SOIC package
• Available in Pb (lead) free package (A and B versions
only)
• Pin-for-pin replacement and upgrade to ICS570M
• Functional equivalent to AV9170 (not a pin-for-pin
replacement)
• Low input to output skew of 300 ps max (>60 MHz
outputs)
• Ability to choose between 14 different multipliers
from 0.5x to 32x
• Output clock frequency up to 168 MHz at 3.3 V
• Can recover degraded input clock duty cycle
• Output clock duty cycle of 45/55
• Power Down and Tri-State Mode
• Passes spread spectrum clock modulation
• Full CMOS clock swings with 25 mA drive capability
at TTL levels
• Advanced, low power CMOS process
• ICS570B has an operating voltage of 3.3 V (±5%)
• ICS570A has an operating voltage of 5.0 V (±5%)
• Industrial temperature version available
Block Diagram
IC L K
S 1 :0
F B IN
divide
by N
Phase
D e te c to r,
C ha rg e
Pum p,
and Loop
F ilte r
VCO
/2
CLK
CLK2
External feedback can com e from C LK or C LK/2 (see table on page 2)
www.DataSheet4U.com
MDS 570 I
1
Revision 030905
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
1 page  
www.DataSheet4U.com
ICS570
Multiplier and Zero Delay Buffer
Clock Period Jitter Tables (ICS570B)
All jitter values are considered typical measured at 25°C with 27Ω termination resistor and 15 pF loads on
both CLK and CLK/2. The feedback is from CLK/2 to FBIN. Note that if an output is unused, it should be left
unconnected to improve output jitter on the active output clocks.
Absolute and One Sigma Jitter (ps)
S1 S0
0M
01
M0
MM
M1
10
1M
11
CLKIN (MHz)
8.333
6.25
3.125
4.167
2.5
25
1.5625
12.5
Multiplier
6x
8x
16x
12x
20x
2x
32x
4x
CLK = 50M
P to P
±110
±125
±130
±120
±115
±130
±120
±120
1 sigma
80
90
90
90
90
50
90
60
Multiplier
3x
4x
8x
6x
10x
1x
16x
2x
CLK/2 = 25M
P to P
±55
±50
±55
±55
±55
±55
±55
±55
1 sigma
20
20
20
20
20
20
20
20
Absolute and One Sigma Jitter (ps)
S1 S0
0M
01
M0
MM
M1
10
1M
11
CLKIN (MHz)
16.667
12.5
6.25
8.333
5
50
3.125
25
Multiplier
6x
8x
16x
12x
20x
2x
32x
4x
CLK = 100M
P to P
±100
±100
±110
±100
±105
±90
±95
±105
1 sigma
70
70
80
70
70
60
70
70
Multiplier
3x
4x
8x
6x
10x
1x
16x
2x
CLK/2 = 50M
P to P
±45
±45
±45
±45
±40
±40
±45
±60
1 sigma
20
20
20
20
20
20
20
20
Absolute and One Sigma Jitter (ps)
S1 S0
0M
01
M0
MM
M1
10
1M
11
CLKIN (MHz)
25
18.375
9.375
12.5
7.5
75
4.6875
37.5
Multiplier
6x
8x
16x
12x
20x
2x
32x
4x
CLK = 150M
P to P
±115
±120
±130
±130
±130
±115
±130
±110
1 sigma
70
80
90
90
90
90
90
70
Multiplier
3x
4x
8x
6x
10x
1x
16x
2x
CLK/2 = 75M
P to P
±50
±50
±50
±45
±45
±45
±50
±60
1 sigma
20
20
20
20
20
20
20
20
www.DataSheet4U.com
MDS 570 I
5
Revision 030905
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet ICS570.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ICS570 | Multiplier and Zero Delay Buffer | Integrated Circuit Solution |
| ICS570-01 | MULTIPLIER AND ZERO DELAY BUFFER |  Integrated Device Technology |
| ICS570A | Multiplier and Zero Delay Buffer |  Integrated Circuit Systems |
| ICS570B | Multiplier and Zero Delay Buffer | Integrated Circuit Systems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |