DataSheetWiki


CE6313 fiches techniques PDF

Intel - DVB-S Satellite Demodulator

Numéro de référence CE6313
Description DVB-S Satellite Demodulator
Fabricant Intel 
Logo Intel 





1 Page

No Preview Available !





CE6313 fiche technique
www.DataSheet4U.com
CE6313
DVB-S Satellite Demodulator
Data Sheet
Features
• Conforms to EBU specification for DVB-S and
DirecTV specification for DSS
• On-chip digital filtering supports 1 - 45 MSps
symbol rates
• On-chip 60 or 90 MHz dual-ADC
• High speed scanning mode for blind symbol
rate/code rate acquisition
• Automatic spectral inversion resolution
• High level software interface for minimum
development time
• Up to ±22.5 MHz LNB frequency tracking
• DiSEqC™ v2.2: receive/transmit for full control of
LNB, dish and other components
• Compact 64-pin LQFP package (7 x 7 mm)
• A full DVB-S front-end reference design is
available, ref. CE9541
Applications
• DVB 1 - 45 MSps compliant satellite receivers
• DSS 20 MSps compliant satellite receivers
• SMATV (Single Master Antenna TV) trans-
modulators
• Satellite PC applications
May 2006
Ordering Information
DJCE6313 882131
WJCE6313 882207
64 Pin LQFP Trays
64 Pin LQFP* Trays
*Pb Free Matte Tin
0°C to +70°C
Description
The CE6313 is a QPSK/BPSK 1 - 45 MSps
demodulator and channel decoder for digital satellite
television transmissions to the European Broadcast
Union ETS 300 421 specification. It receives analogue
I and Q signals from the tuner, digitises and digitally
demodulates this signal, implements the complete
DVB/DSS FEC (Forward Error Correction) and de-
scrambling function. The output is in the form of
MPEG2 or DSS transport stream data packets. The
CE6313 also provides automatic gain control to the RF
front-end device.
The CE6313 has a serial 2-wire bus interface to the
control microprocessor. Minimal software is required to
control the CE6313 because of the built in automatic
search and decode control functions.
I I/P
Q I/P
Dual ADC
De-rotator
Decimation
Filtering
Timing recovery
Matched filter
Phase recovery
DVB
DSS
FEC
MPEG/
DSS
Packets
Analog
AGC
Control
Clock Generation
Acquisition
Control
2-Wire Bus Bus I/O
Interface
Figure 1 - Functional Block Diagram
www.DataSheet4U.com
1
Intel Corporation
D55751-001
Intel and the Intel logo are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others. Copyright © 2006 Intel Corporation. All rights reserved.

PagesPages 24
Télécharger [ CE6313 ]


Fiche technique recommandé

No Description détaillée Fabricant
CE6313 DVB-S Satellite Demodulator Intel
Intel

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche