DataSheetWiki


EDD2508AKTA-5-E fiches techniques PDF

Elpida Memory - 256M bits DDR SDRAM (32M words x 8 bits DDR400)

Numéro de référence EDD2508AKTA-5-E
Description 256M bits DDR SDRAM (32M words x 8 bits DDR400)
Fabricant Elpida Memory 
Logo Elpida Memory 





1 Page

No Preview Available !





EDD2508AKTA-5-E fiche technique
( DataSheet : www.DataSheet4U.com )
PRELIMINARY DATA SHEET
256M bits DDR SDRAM
EDD2508AKTA-5-E (32M words × 8 bits, DDR400)
Description
The EDD2508AKTA-5 is a 256M bits DDR SDRAM
organized as 8,388,608 words × 8 bits × 4 banks.
Read and write operations are performed at the cross
points of the CK and the /CK. This high-speed data
transfer is realized by the 2 bits prefetch-pipelined
architecture. Data strobe (DQS) both for read and
write are available for high speed and reliable data bus
design. By setting extended mode register, the on-chip
Delay Locked Loop (DLL) can be set enable or disable.
It is packaged in 66-pin plastic TSOP (II).
Features
Power supply: VDD, VDDQ = 2.6V ± 0.1V
Data rate: 400Mbps (max.)
Double Data Rate architecture; two data transfers per
clock cycle
Bi-directional data strobe (DQS) is transmitted
/received with data for capturing data at the receiver
Data inputs, outputs, and DM are synchronized with
DQS
4 internal banks for concurrent operation
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Auto precharge option for each burst access
SSTL_2 compatible I/O
Programmable burst length (BL): 2, 4, 8
Programmable /CAS latency (CL): 3
Programmable output driver strength: normal/weak
Refresh cycles: 8192 refresh cycles/64ms
7.8µs maximum average periodic refresh interval
2 variations of refresh
Auto refresh
Self refresh
TSOP (II) package with lead free solder (Sn-Bi)
Pin Configurations
/xxx indicates active low signal.
66-pin Plastic TSOP(II)
VDD
DQ0
VDDQ
NC
DQ1
VSSQ
NC
DQ2
VDDQ
NC
DQ3
VSSQ
NC
NC
VDDQ
NC
NC
VDD
NC
NC
/WE
/CAS
/RAS
/CS
NC
BA0
BA1
A10(AP)
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
66 VSS
65 DQ7
64 VSSQ
63 NC
62 DQ6
61 VDDQ
60 NC
59 DQ5
58 VSSQ
57 NC
56 DQ4
55 VDDQ
54 NC
53 NC
52 VSSQ
51 DQS
50 NC
49 VREF
48 VSS
47 DM
46 /CK
45 CK
44 CKE
43 NC
42 A12
41 A11
40 A9
39 A8
38 A7
37 A6
36 A5
35 A4
34 VSS
(Top view)
A0 to A12
BA0, BA1
DQ0 to DQ7
DQS
/CS
/RAS
/CAS
/WE
DM
CK
/CK
CKE
VREF
VDD
VSS
VDDQ
VSSQ
NC
Address input
Bank select address
Data-input/output
Input and output data strobe
Chip select
Row address strobe command
Column address strobe command
Write enable
Input mask
Clock input
Differential clock input
Clock enable
Input reference voltage
Power for internal circuit
Ground for internal circuit
Power for DQ circuit
Ground for DQ circuit
No connection
Document No. E0609E20 (Ver. 2.0)
Date Published February 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2004-2005
www.DataSheet4U.com

PagesPages 30
Télécharger [ EDD2508AKTA-5-E ]


Fiche technique recommandé

No Description détaillée Fabricant
EDD2508AKTA-5-E 256M bits DDR SDRAM (32M words x 8 bits  DDR400)
DDR400)
EDD2508AKTA-5-E 256M bits DDR SDRAM (32M words x 8 bits DDR400) Elpida Memory
Elpida Memory

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche