|
|
PDF 26LS30 Data sheet ( Hoja de datos )
| Número de pieza | 26LS30 | |
| Descripción | MC26LS30 | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 26LS30 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
MC26LS30
Dual Differential
(EIA-422-A)/
Quad Single-Ended
(EIA-423-A) Line Drivers
The MC26LS30 is a low power Schottky set of line drivers which
can be configured as two differential drivers which comply with
EIA–422–A standards, or as four single–ended drivers which comply
with EIA–423–A standards. A mode select pin and appropriate choice
of power supplies determine the mode. Each driver can source and
sink currents in excess of 50 mA.
In the differential mode (EIA–422–A), the drivers can be used up to
10 Mbaud. A disable pin for each driver permits setting the outputs
into a high impedance mode within a +10 V common mode range.
In the single–ended mode (EIA–423–A), each driver has a slew rate
control pin which permits setting the slew rate of the output signal so
as to comply with EIA–423–A and FCC requirements and to reduce
crosstalk. When operated from symmetrical supplies (+5.0 V), the
outputs exhibit zero imbalance
The MC26LS30 is available in a 16–pin surface mount package.
Operating temperature range is –40° to +85°C.
• Operates as Two Differential EIA–422–A Drivers, or Four
Single–Ended EIA–423–A Drivers
• High Impedance Outputs in Differential Mode
• Short Circuit Current Limit In Both Source and Sink Modes
• ±10 V Common Mode Range on High Impedance Outputs
• ±15 V Range on Inputs
• Low Current PNP Inputs Compatible with TTL, CMOS, and MOS
Outputs
• Individual Output Slew Rate Control in Single–Ended Mode
• Replacement for the AMD AM26LS30 and National Semiconductor
DS3691
Representative Block Diagrams
Single–Ended Mode
EIA–423–A
SR-A
Input A
Out A
SR-B
Input B
Out B
Input C
SR-C
Out C
SR-D
Input D
Out D
Differential Mode
EIA–422–A
Enable AB
Input A
Input D
Out A
Out B
Out C
Out D
Enable CD
VCCā-ā1
VEEā-ā8
Gndā-ā5
Modeā-ā4
http://onsemi.com
MARKING
DIAGRAM
16
1
SO–16
D SUFFIX
CASE 751B
16
MC26LS30D
AWLYWW
1
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
PIN CONNECTIONS
VCC
Input A
Input B/
Enable AB
Mode
Gnd
Input C/
Enable CD
Input D
VEE
1
2
3
4
5
6
7
8
16 SR-A
15 Output A
14 Output B
13 SR-B
12 SR-C
11 Output C
10 Output D
9 SR-D
(Top View)
ORDERING INFORMATION
Device
MC26LS30D
MC26LS30DR2
Package
SO–16
SO–16
Shipping
48 Units/Rail
2500 Tape & Reel
© Semiconductor Components Industries, LLC, 2000
July, 2000 – Rev. 1
1
Publication Order Number:
MC26LS30/D
1 page  
www.DataSheet4U.com
MC26LS30
Operation
Differential
(EIA–422–A)
VCC
+5.0
Single–Ended
(EIA–423–A)
+5.0
X0
X = Don’t Care
Z = High Impedance (Off)
Table 1
Inputs
Outputs
VEE Mode A B C D A B C D
Gnd 0 0 0 0 0 0 1 1 0
0 10011001
0 X101ZZ01
0 10001010
0 00010101
0 101X10ZZ
–5.0 1 0 0 0 0 0 0 0 0
1 10001000
1 01000100
1 00100010
1 00010001
X X XXXXZZZZ
Vin
(0.8 or 2.0 V)
Mode = 0
VCC
VOD2
RL/2
RL/2 VOS
Figure 1. Differential Output Test
VCC
Vin
(0.8 or 2.0 V)
Mode = 1
VEE
RL CL
VO
Figure 2. Single–Ended Output Test
VCC
Vin
100 500 pF
VOD
S.G.
Vin 1.5 V
tPDH
90%
50%
Vout 10%
tr
+3.0 V
1.5 V
tPDL
0V
90%
50%
10%
tf
NOTES:
1. S.G. set to: f p 1.0 MHz; duty cycle = 50%; tr, tf, p 10 ns.
2. tSK1 = ātPDH–tPDL for each driver.
3. tSK2 computed by subtracting the shortest tPDH from the longest tPDH of the 2 drivers within a package.
4. tSK3 computed by subtracting the shortest tPDL from the longest tPDL of the 2 drivers within a package.
Figure 3. Differential Mode Rise/Fall Time and Data Propagation Delay
http://onsemi.com
5
5 Page 
www.DataSheet4U.com
MC26LS30
SYSTEM EXAMPLES
(Pin numbers refer to SO–16 package only.)
Differential System
An example of a typical EIA–422–A system is shown in
Figure 17. Although EIA–422–A does not specifically
address multiple driver situations, the MC26LS30 can be
used in this manner since the outputs can be put into a high
impedance mode. It is, however, the system designer’s
responsibility to ensure the Enable pins are properly
controlled so as to prevent two drivers on the same cable from
being “on” at the same time.
The limit on the number of receivers and drivers which
may be connected on one system is determined by the input
current of each receiver, the maximum leakage current of
each “off” driver, and the DC current through each
terminating resistor. The sum of these currents must not
exceed the capability of the “on” driver (≈60 mA). If the
cable is of any significant length, with receivers at various
points along its length, the common mode voltage may vary
along its length, and this parameter must be considered when
calculating the maximum driver current.
The cable requirements are defined not only by the AC
characteristics and the data rate, but also by the DC resistance.
The maximum resistance must be such that the minimum
voltage across any receiver inputs is never less than 200 mV.
The ground terminals of each driver and receiver in Figure
17 must be connected together by a dedicated wire (or the
shield) in the cable to provide a common reference. Chassis
grounds or power line grounds should not be relied on for
this common connection as they may generate significant
common mode differences. Additionally, they usually do
not provide a sufficiently low impedance at the frequencies
of interest.
Single–Ended System
An example of a typical EIA–423–A system is shown in
Figure 18. Multiple drivers on a single data line are not
possible since the drivers cannot be put into a high
impedance mode. Although each driver is shown connected
to a single receiver, multiple receivers can be driven from a
single driver as long as the total load current of the receivers
and the terminating resistor does not exceed the capability
of the driver (≈60 mA). If the cable is of any significant
length, with receivers at various points along its length, the
common mode voltage may vary along its length, and this
parameter must be considered when calculating the
maximum driver current.
The cable requirements are defined not only by the AC
characteristics and the data rate, but also by the DC
resistance. The maximum resistance must be such that the
minimum voltage across any receiver inputs is never less
than 200 mV.
The ground terminals of each driver and receiver in
Figure 18 must be connected together by a dedicated wire
(or the shield) in the cable so as to provide a common
reference. Chassis grounds or power line grounds should not
be relied on for this common connection as they may
generate significant common mode differences.
Additionally, they usually do not provide a sufficiently low
impedance at the frequencies of interest.
Additional Modes of Operation
If compliance with EIA–422–A or EIA–423–A Standard
is not required in a particular application, the MC26LS30
can be operated in two other modes.
1) The device may be operated in the differential mode
(Pin 4 = 0) with VEE connected to any voltage between
ground and –5.25 V. Outputs in the low state will be
referenced to VEE, resulting in a differential output voltage
greater than that shown in Figure 6. The Enable pins will
operate the same as previously described.
2) The device may be operated in the single–ended mode
(Pin 4 = 1) with VEE connected to any voltage between
ground and –5.25 V. Outputs in the high state will be at a
voltage as shown in Figure 10, while outputs in a low state
will be referenced to VEE.
Termination Resistors
Transmission line theory states that, in order to preserve
the shape and integrity of a waveform traveling along a
cable, the cable must be terminated in an impedance equal
to its characteristic impedance. In a system such as that
depicted in Figure 17, in which data can travel in both
directions, both physical ends of the cable must be
terminated. Stubs leading to each receiver and driver should
be as short as possible.
In a system such as that depicted in Figure 18, in which
data normally travels in one direction only, a terminator is
theoretically required only at the receiving end of the cable.
However, if the cable is in a location where noise spikes of
several volts can be induced onto it, then a terminator
(preferably a series resistor) should be placed at the driver
end to prevent damage to the driver.
Leaving off the terminations will generally result in
reflections which can have amplitudes of several volts above
VCC or several volts below ground or VEE. These
overshoots/undershoots can disrupt the driver and/or
receiver, create false data, and in some cases, damage
components on the bus.
http://onsemi.com
11
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet 26LS30.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 26LS30 | MC26LS30 | ON Semiconductor |
| 26LS31 | QuadHighSpeedDifferentialLineDriver |  NationalSemiconductor |
| 26LS31 | QUADEIA.422LINEDRIVERWITHTHREE.STATEOUTPUTS |  Motorola Inc |
| 26LS32 | QUADEIA-422/3LINERECEIVERWITHTHREE.STATEOUTPUTS | Motorola Inc |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |