|
|
Numéro de référence | IP00C770 | ||
Description | Smart De-Interlacer for HDTV | ||
Fabricant | I-Chips | ||
Logo | |||
General Description
The IP00C770 features a 10-bit motion-adaptive algorithm for de-interlacing HD video signals. It supports all
SD and HD interlaced inputs and supports up to 1080p60 output format. The IP00C770 embeds an advanced
10-bit adaptive motion filter with a wide kernel. It also supports 3:2 and 2:2 reverse pull-down as well as film
mode detection.
IP00C770 Features
Input
• YUV4:2:2 20-bit / YUV4:4:4 30-bit, 75 Mpixels/sec.
• Supports interlaced video up to 1080i
• Up to 4000 pixels per line, with 2000 pixels of active video
• External synchronization
Output
• Progressive-scan output up to 1080p60
• YUV4:2:2 40-bit (2 pixels) / RGB 60-bit (2 pixels) up
to 150 Mpixels/sec.
• Up to 4000 pixels per line, with 2000 pixels of active video
• Internal synchronization
omDe-Interlacing
.c• Temporal motion detection circuit
u• Diagonal edge detection and enhancement
t4• Detection of 3:2 and 2:2 pull down modes
www.datashee• Color corrections
CPU Interface
• 4-line serial
External Memory
• SDRAM with 80-bit memory bus interface
Power Supply Voltage
• Two sources: 3.3V and 2.5V
Package
• 352-pin PBGA (1.27mm pitch)
|
|||
Pages | Pages 1 | ||
Télécharger | [ IP00C770 ] |
No | Description détaillée | Fabricant |
IP00C770 | Smart De-Interlacer for HDTV | I-Chips |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |