DataSheetWiki


UPD4481162 fiches techniques PDF

NEC - (UPD4481162/1182/1322/1362) 8M-BIT ZEROSB SRAM PIPELINED OPERATION

Numéro de référence UPD4481162
Description (UPD4481162/1182/1322/1362) 8M-BIT ZEROSB SRAM PIPELINED OPERATION
Fabricant NEC 
Logo NEC 





1 Page

No Preview Available !





UPD4481162 fiche technique
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD4481162, 4481182, 4481322, 4481362
8M-BIT ZEROSBTM SRAM
PIPELINED OPERATION
Description
The µPD4481162 is a 524,288-word by 16-bit, the µPD4481182 is a 524,288-word by 18-bit, the µPD4481322 is a
262,144-word by 32-bit and the µPD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with
advanced CMOS technology using full CMOS six-transistor memory cell.
The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are optimized to eliminate dead cycles for read to
write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the
single clock input (CLK).
The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are suitable for applications which require
synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).
In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal
operation.
The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4
mm package thickness for high density and low capacitive loading.
Features
Low voltage core supply : VDD = 3.3 ± 0.165 V (-A44, -A50, -A60, -A75, -A44Y, -A50Y, -A60Y, -A75Y)
VDD = 2.5 ± 0.125 V (-C60, -C75, -C60Y, -C75Y)
Synchronous operation
Operating temperature : TA = 0 to 70 °C (-A44, -A50, -A60, -A75, -C60, -C75)
TA = 40 to +85 °C (-A44Y, -A50Y, -A60Y, -A75Y, -C60Y, -C75Y)
100 percent bus utilization
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs and outputs for pipelined operation
All registers triggered off positive clock edge
3.3V or 2.5V LVTTL Compatible : All inputs and outputs
Fast clock access time : 2.8 ns (225 MHz), 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4 (µPD4481322 and µPD4481362)
/BW1 and /BW2 (µPD4481162 and µPD4481182)
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M15562EJ3V0DS00 (3rd edition)
Date Published December 2002 NS CP(K)
Printed in Japan
The mark  shows major revised points.
2001

PagesPages 28
Télécharger [ UPD4481162 ]


Fiche technique recommandé

No Description détaillée Fabricant
UPD4481161 (UPD4481161/1181/1321/1361) 8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION NEC
NEC
UPD4481162 (UPD4481162/1182/1322/1362) 8M-BIT ZEROSB SRAM PIPELINED OPERATION NEC
NEC

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche