KMM5328100CK Datasheet PDF - Samsung Semiconductor
| Part Number | KMM5328100CK | |
| Description | (KMM5328100CK / KMM5328000CK) 8MBx32 DRAM Simm Using 4MBx4 | |
| Manufacturers | Samsung Semiconductor | |
| Logo |  |
|
|
There is a preview and KMM5328100CK download ( pdf file ) link at the bottom of this page. Total 15 Pages | ||
Preview 1 page No Preview Available !
DRAM MODULE
KMM5328000CK/CKG
KMM5328100CK/CKG
KMM5328000CK/CKG & KMM5328100CK/CKG with Fast Page Mode
8M x 32 DRAM SIMM using 4Mx4, 4K/2K Refresh, 5V
GENERAL DESCRIPTION
The Samsung KMM53280(1)00CK is a 8Mx32bits Dynamic
RAM high density memory module. The Samsung
KMM53280(1)00CK consists of sixteen CMOS 4Mx4bits
DRAMs in 24-pin SOJ package mounted on a 72-pin glass-
epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is
mounted on the printed circuit board for each DRAM. The
KMM53280(1)00CK is a Single In-line Memory Module with
edge connections and is intended for mounting into 72 pin
edge connector sockets.
PERFORMANCE RANGE
Speed
-5
tRAC
50ns
tCAC
13ns
tRC
90ns
-6
60ns
15ns
110ns
FEATURES
• Part Identification
- KMM5328000CK(4096 cycles/64ms Ref, SOJ, Solder)
- KMM5328000CKG(4096 cycles/64ms Ref, SOJ, Gold)
- KMM5328100CK(2048 cycles/32ms Ref, SOJ, Solder)
- KMM5328100CKG(2048 cycles/32ms Ref, SOJ, Gold)
• Fast Page Mode Operation
• CAS-before-RAS refresh capability
• RAS-only and Hidden refresh capability
• TTL compatible inputs and outputs
• Single +5V±10% power supply
• JEDEC standard PDPin & pinout
• PCB : Height(1000mil), double sided component
PIN CONFIGURATIONS
Pin Symbol Pin Symbol
1 VSS 37 NC
2
DQ0
38
NC
3
DQ16
39
Vss
4
DQ1
40 CAS0
5 DQ17 41 CAS2
6
DQ2
42 CAS3
7 DQ18 43 CAS1
8
DQ3
44 RAS0
9 DQ19 45 RAS1
10 Vcc 46 NC
11 NC 47
W
12 A0 48 NC
13 A1 49 DQ8
14 A2 50 DQ24
15 A3 51 DQ9
16 A4 52 DQ25
17 A5 53 DQ10
18 A6 54 DQ26
19 A10 55 DQ11
20 DQ4 56 DQ27
21 DQ20 57 DQ12
22 DQ5 58 DQ28
23 DQ21 59
Vcc
24 DQ6 60 DQ29
25 DQ22 61 DQ13
26 DQ7 62 DQ30
27 DQ23 63 DQ14
28 A7 64 DQ31
29 A11 65 DQ15
30 Vcc 66 NC
31 A8 67 PD1
32 A9 68 PD2
33 RAS1 69
PD3
34 RAS0 70
PD4
35 NC 71 NC
36 NC 72 Vss
PIN NAMES
Pin Name
A0 - A11
A0 - A10
DQ0 - DQ31
W
RAS0, RAS1
CAS0 - CAS3
PD1 -PD4
Vcc
Vss
NC
Function
Address Inputs(4K Ref)
Address Inputs(2K Ref)
Data In/Out
Read/Write Enable
Row Address Strobe
Column Address Strobe
Presence Detect
Power(+5V)
Ground
No Connection
PRESENCE DETECT PINS (Optional)
Pin
PD1
PD2
PD3
PD4
50NS
NC
Vss
Vss
Vss
60NS
NC
Vss
NC
NC
* Pin connection changing available
SAMSUNG ELECTRONICS CO., LTD. reserves the right to
change products and specifications without notice.
* NOTE : A11 is used for only KMM5328000CK/CKG (4K ref.)
|
| |
 
DRAM MODULE
KMM5328000CK/CKG
KMM5328100CK/CKG
AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=5.0V±10%. See notes 1,2.)
Test condition : Vih/Vil=2.4/0.8V, Voh/Vol=2.4/0.4V, Output loading CL=100pF
Parameter
Access time from CAS precharge
Fast page mode cycle time
CAS precharge time(Fast page cycle)
RAS pulse width(Fast page cycle)
W to RAS precharge time(C-B-R refresh)
W to RAS hold time(C-B-R refresh)
CAS precharge(C-B-R counter test)
Symbol
tCPA
tPC
tCP
tRASP
tWRP
tWRH
tCPT
-5
Min Max
30
35
10
50 200K
10
10
20
-6
Min Max
35
40
10
60 200K
10
10
20
Unit Note
ns 3
ns
ns
ns
ns
ns
ns
NOTES
1. An initial pause of 200us is required after power-up followed
by any 8 RAS-only or CAS-before-RAS refresh cycles before
proper device operation is achieved.
2. VIH(min) and VIL(max) are reference levels for measuring
timing of input signals. Transition times are measured
between VIH(min) and VIL(max) and are assumed to be 5ns
for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
7. tWCS is non-restrictive operating parameter. It is included in
the data sheet as electrical characteristics only. If
tWCS≥tWCS(min), the cycle is an early write cycle and the
data out pin will remain high impedance for the duration of
the cycle.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameter are referenced to the CAS leading edge in
early write cycles.
4. Operation within the tRCD(max) limit insures that tRAC(max)
can be met. tRCD(max) is specified as a reference point only.
If tRCD is greater than the specified tRCD(max) limit, then
access time is controlled exclusively by tCAC.
10. Operation within the tRAD(max) limit insures that tRAC(max)
can be met. tRAD(max) is specified as reference point only. If
tRAD is greater than the specified tRAD(max) limit, then
access time is controlled by tAA.
5. Assumes that tRCD≥tRCD(max).
6. This parameter defines the time at which the output achieves
the open circuit condition and is not referenced to VOH or
VOL.
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for KMM5328100CK electronic component. |
| Information | Total 15 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ KMM5328100CK.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| KMM5328100CK | The function is (KMM5328100CK / KMM5328000CK) 8MBx32 DRAM Simm Using 4MBx4. Samsung Semiconductor | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
KMM5
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||