|
|
PDF TC94A29FB Data sheet ( Hoja de datos )
| Número de pieza | TC94A29FB | |
| Descripción | (TC94A29FAG / TC94A29FB) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic | |
| Fabricantes | Toshiba Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TC94A29FB (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
TC94A29FAG/FB
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC94A29FAG, TC94A29FB
Single-Chip CD Processor with Built-in Controller (CD-CX)
The TC94A29FAG/FB is a single-chip CD processor for digital
servo, which incorporates a 4-bit microcontroller.
The controller features an LCD driver, 4-channel 6-bit AD
converter, 1 port 2-channel 2/3-line or UART serial interface
module, a buzzer, 20-bit general-purpose counter function,
interrupt function, and 8-bit timer/counter. The CPU can select
one of four operating clocks (16.9344-MHz, 75-kHz or 32.768-kHz
crystal oscillator and CR oscillator), facilitating interface with the
CD processor.
The CD processor incorporates sync separation protection and
interpolation, EFM demodulator, error correction, digital
equalizer for servo, and servo controller. The CD processor also
incorporates a 1-bit DA converter. In combination with the
TA2157F/FN digital servo head amplifier, the TC94A29FAG/FB
can very simply configure an adjustment-free CD player.
Thus, the IC is suitable for CD systems for automobiles and
radio-cassette players.
TC94A29FAG
TC94A29FB
Features
· Single-chip CD processor with on-chip CMOS LCD driver and
4-bit microcontroller
· Operating supply voltage:
CD in operation: VDD = 3.0 to 3.6 V (3.3 V typ.)
CD stopped: VDD = 1.8 to 3.6 V (only CPU in operation)
Weight
LQFP64-P-1010-0.50: 0.32 g (typ.)
QFP64-P-1212-0.65: 0.45 g (typ.)
· Supply current:
CD in operation: IDD = 30 mA (typ.)
CD stopped: IDD = 1.5 mA (CD standby mode, with 16.9344-MHz crystal oscillator, CPU in operation)
CD stopped: IDD = 50 µA (CD standby mode, with 75-kHz crystal oscillator, CPU in operation)
· Operating temperature range: Ta = −40 to 85°C
· Package: LQFP/QFP-64 (0.5/0.65-mm pitch, 1.4 mm thick)
· E2PROM: TC94AE29FAG/FB
1 2003-04-01
1 page  
Pin Functions
Pin
No.
Symbol
49 RESET
TC94A29FAG/FB
Pin Name
Reset input
Function and Operation
System reset input pin for the device.
A reset is applied while the RESET signal is low.
When it is high, the 16.9344-MHz crystal
oscillator (XI, XO) starts operating. The
controller counts clock pulses from this oscillator
and waits a specified standby time
(approximately 50 ms) before starting the
controller program from address 0. The CD
processor is placed in the standby state at this
time.
Normally, raising the voltage on MVDD from 0
to 1.8 V or higher triggers a system reset
(power-on reset) so that the RESET pin should
be held at high.
Remarks
MVDD
MVSS
MVDD
P8-0
/MXI
50 /OSC
(BRK1)
51 P8-1
/MXO
(BRK2)
I/O port 8-0
/crystal oscillator
/CR oscillator
I/O port 8-1
/crystal oscillator
2-bit CMOS I/O port.
Input/output can be specified for each bit. When
the pins are used as I/O port input, each pin can
be pulled up or down by program. When backup
release for clock stop mode or wait mode is
enabled for the pins, a change in a pin can
release the backup state.
Input
instructio
RIN1
MVDD
The program can set these pins to be used for a
75-kHz or 32.768-kHz dedicated crystal
oscillator. The P8-0 pin can also be used for a
CR oscillator. These clocks are used for the
operation of the controller and peripheral
devices. Upon a system reset, the 16.9344-MHz
crystal oscillator (XI, XO) is selected as the
clock for controller and peripheral device
operation. The program can subsequently set
the pins to oscillator pins and switch the clock
generated from the oscillator to the controller
clock. When the pins are used for an oscillator,
executing the CKSTP instruction causes its
oscillation to stop.
MVDD
MVSS
(When used for I/O port)
MXO
Rout2
RfXT2
MVDD
(Note) When the P8-0 pin is used for a CR
oscillator, the P8-1 pin can used as an
I/O port pin.
(Note) Backup release is enabled for both pins
simultaneously.
MXI
MVSS
(When used for crystal oscillator)
(Note) Use a crystal oscillator having a good
startup characteristic.
MVDD
(Note) Upon a system reset, the pins are set to
I/O port input.
(Note) After setting the pins to oscillator pins,
wait until oscillation settles before
switching the controller clock.
R
OSC
C
MVDD
MVSS
(When P8-0 is used
for CR oscillator)
5 2003-04-01
5 Page 
Pin
No.
Symbol
35 RFGC
36 TEBC
Pin Name
Function and Operation
Control signal output pin for adjusting RF
amplitude. Drives three-level PWM signal
(PWM carrier = 88.2 kHz).
Tracking balance control signal output pin.
Drives three-level PWM signal
(PWM carrier = 88.2 kHz).
TC94A29FAG/FB
Remarks
AVDD
Rout3
VREF
CD processor control APC circuit ON/OFF signal output pin. When
37 SEL
input/output pin
laser is turned on, this pin will be in a
high-impedance state.
AVDD
38 FMO
Feed equalizer output pin. Drives three-level
PWM signal (PWM carrier = 88.2 kHz).
AVDD
Rout3
39 DMO
Disc equalizer output pin. Drives three-level
PWM signal (PWM carrier = 88.2 kHz).
VREF
40 CVDD
Logic power supply pins for the CD processor
block and 16.9344-MHz dedicated crystal
Power supply pins
oscillator. Normally, the same power supply as
that for the MVDD and MVSS pins is connected.
In CD standby mode, current dissipation
decreases.
43 CVSS
41 XO
Input/output pins for the CD
processor-dedicated crystal oscillator. Connect
a 16.9344-MHz crystal oscillator. This clock is
used as the CD processor system clock and
controller system clock. Upon a system reset,
this clock is supplied as the controller system
clock and starts the CPU.
XO
Crystal oscillator pins
The crystal oscillator can be stopped by
program. If the 75/32.768-kHz or CR oscillator is
selected as the controller system clock, the CD
processor oscillator is stopped by program
when the CD processor is turned off.
XI
42 XI
(Note) When switching the controller system
clock from the controller oscillator to the
CD crystal oscillator, make sure that the
CD crystal oscillator is sufficiently
stable.
CVDD
CVSS
Rout1
RfXT1
CVDD
CVSS
11 2003-04-01
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet TC94A29FB.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TC94A29FAG | (TC94A29FAG / TC94A29FB) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic | Toshiba Semiconductor |
| TC94A29FB | (TC94A29FAG / TC94A29FB) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic | Toshiba Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |