|
|
PDF DS1553 Data sheet ( Hoja de datos )
| Número de pieza | DS1553 | |
| Descripción | 64kB / Nonvolatile / Year-2000-Compliant Timekeeping RAM | |
| Fabricantes | Dallas Semiconducotr | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DS1553 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
DS1553
64kB, Nonvolatile, Year-2000-Compliant
Timekeeping RAM
www.maxim-ic.com
GENERAL DESCRIPTION
The DS1553 is a full-function, year-2000-compliant
(Y2KC) real-time clock/calendar (RTC) with an RTC
alarm, watchdog timer, power-on reset, battery
monitor, and 8k x 8 nonvolatile static RAM. User
access to all registers within the DS1553 is
accomplished with a bytewide interface as shown in
Figure 1. The RTC registers contain century, year,
month, date, day, hours, minutes, and seconds data in
24-hour BCD format. Corrections for day of month and
leap year are made automatically.
ORDERING INFORMATION
PART
PIN-PACKAGE VCC (V)
DS1553-100
28 EDIP
5.0
DS1553-70
28 EDIP
5.0
DS1553P-100
34 PowerCap®
5.0
DS1553P-70
34 PowerCap
5.0
DS1553W-120
28 EDIP
3.3
DS1553W-150
28 EDIP
3.3
DS1553WP-120 34 PowerCap
3.3
DS1553WP-150 34 PowerCap
3.3
DS9034PCX*
——
*PowerCap required, must be ordered separately.
TOP MARK
DS1553-100
DS1553-070
DS1553P-100
DS1553P-70
DS1553W-120
DS1553W-150
DS1553WP-120
DS1553WP-150
DS9034PCX
FEATURES
§ Integrated NV SRAM, RTC, Crystal, Power-Fail
Control Circuit, and Lithium Energy Source
§ Clock Registers are Accessed Identically to the
Static RAM; These Registers are Resident in the 16
Top RAM Locations
§ Totally Nonvolatile with Over 10 Years of
Operation in the Absence of Power
§ Precision Power-On Reset
§ Programmable Watchdog Timer and RTC Alarm
§ BCD-Coded Year, Month, Date, Day, Hours,
Minutes, and Seconds with Automatic Leap Year
Compensation Valid Up to the Year 2100
§ Battery Voltage Level Indicator Flag
§ Power-Fail Write Protection Allows for ±10% VCC
Power-Supply Tolerance
§ Lithium Energy Source is Electrically
Disconnected to Retain Freshness Until Power is
Applied for the First Time
PIN CONFIGURATIONS
TOP VIEW
RST
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
GND
1
2
3
DS1553
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
WE
IRQ/FT
A8
A9
A11
OE
A10
CE
DQ7
DQ6
DQ5
DQ4
DQ3
28-Pin Encapsulated Package
(700-mil Extended)
IRQ/FT
N.C.
N.C.
RST
VCC
WE
OE
CE
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
GND
1 34
2
3
DS1553
33
32
4 31
5 30
6 29
7 28
8 27
9 26
10 25
11 24
12
13
23
22
14 21
15 20
16
17
X1 GND VBAT X2
19
18
34-Pin PowerCap Module Board
(Uses DS9034PCX PowerCap)
N.C.
N.C.
N.C.
N.C.
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
PowerCap is a registered trademark of Dallas Semiconductor.
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.
1 of 19
REV: 022304
1 page  
DS1553 64kB, Nonvolatile, Year-2000-Compliant Timekeeping RAM
CLOCK OPERATIONS
Table 2 and the following paragraphs describe the operation of RTC, alarm, and watchdog functions.
Table 2. Register Map
ADDRESS
1FFFh
B7
B6 B5
10 Year
DATA
B4
B3
1FFEh X X X 10 M
1FFDh X X
10 Date
1FFCh
X FT
X
X
X
1FFBh X X
10 Hour
1FFAh
1FF9h
X
OSC
10 Minutes
10 Seconds
1FF8h W R
10 Century
1FF7h
WDS BMB4 BMB3 BMB2 BMB1
1FF6h AE Y ABE Y
Y
1FF5h
AM4
Y
10 Date
1FF4h
AM3
Y
10 Hours
1FF3h
AM2
10 Minutes
1FF2h
AM1
10 Seconds
1FF1h Y Y Y Y Y
1FF0h
WF AF
0
BLF 0
B2 B1
Year
Month
Date
Day
Hour
Minutes
Seconds
Century
BMB0 RB1
YY
Date
Hours
Minutes
Seconds
YY
00
B0
RB0
Y
Y
0
FUNCTION/RANGE
Year
Month
Date
Day
Hour
Minutes
Seconds
Control
Watchdog
Interrupts
Alarm Date
Alarm Hours
Alarm Minutes
Alarm Seconds
Unused
Flags
00-99
01-12
01-31
01-07
00-23
00-59
00-59
00-39
01-31
00-23
00-59
00-59
X = Unused, Read/Writable Under Write and Read Bit Control
FT = Frequency Test Bit
OSC = Oscillator Start/Stop Bit
W = Write Bit
R = Read Bit
WDS = Watchdog Steering Bit
BMB0–BMB4 = Watchdog Multiplier Bits
RB0–RB1 = Watchdog Resolution Bits
AE = Alarm Flag Enable
Y = Unused, Read/Writable Without Write and Read Bit Control
ABE = Alarm in Battery-Backup Mode Enable
AM1–AM4 = Alarm Mask Bits
WF = Watchdog Flag
AF = Alarm Flag
0 = 0 Read Only
BLF = Battery Low Flag
CLOCK OSCILLATOR CONTROL
The clock oscillator may be stopped at any time. To increase the shelf life of the backup lithium battery
source, the oscillator can be turned off to minimize current drain from the battery. The OSC bit is the
MSB of the Seconds register (B7 of 1FF9h). Setting it to 1 stops the oscillator; setting it to 0 starts the
oscillator. The DS1553 is shipped from Dallas Semiconductor with the clock oscillator turned off, with
the OSC bit set to 1.
READING THE CLOCK
When reading the RTC data, it is recommended to halt updates to the external set of double-buffered RTC
registers. This puts the external registers into a static state, allowing data to be read without register
values changing during the read process. Normal updates to the internal registers continue while in this
state. External updates are halted when a 1 is written into the read bit, B6 of the Control register (1FF8h).
As long as a 1 remains in the Control register read bit, updating is halted. After a halt is issued, the
registers reflect the RTC count (day, date, and time) that was current at the moment the halt command
5 of 19
5 Page 
DS1553 64kB, Nonvolatile, Year-2000-Compliant Timekeeping RAM
READ CYCLE, AC CHARACTERISTICS
(VCC = 5.0V ±10%, over the operating range.)
PARAMETER
SYMBOL
Read Cycle Time
Address Access Time
CE to DQ Low-Z
CE Access Time
CE Data Off Time
OE to DQ Low-Z
OE Access Time
OE Data Off Time
Output Hold from Address
tRC
tAA
tCEL
tCEA
tCEZ
tOEL
tOEA
tOEZ
tOH
70ns ACCESS
MIN MAX
70
70
5
70
25
5
35
25
5
100ns ACCESS
MIN MAX
100
100
5
100
35
5
55
35
5
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
READ CYCLE, AC CHARACTERISTICS
(VCC = 3.3V ±10%, over the operating range.)
PARAMETER
SYMBOL
Read Cycle Time
Address Access Time
CE to DQ Low-Z
CE Access Time
CE Data Off Time
OE to DQ Low-Z
OE Access Time
OE Data Off Time
Output Hold from Address
tRC
tAA
tCEL
tCEA
tCEZ
tOEL
tOEA
tOEZ
tOH
120ns ACCESS
MIN MAX
120
120
5
120
40
5
100
35
5
150ns ACCESS
MIN MAX
150
150
5
150
50
5
130
35
5
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
WRITE CYCLE, AC CHARACTERISTICS
(VCC = 5.0V ±10%, over the operating range.)
PARAMETER
SYMBOL
Write Cycle Time
Address Access Time
WE Pulse Width
CE Pulse Width
Data Setup Time
Data Hold time
Address Hold Time
WE Data Off Time
Write Recovery Time
tWC
tAS
tWEW
tCEW
tDS
tDH
tAH
tWEZ
tWR
70ns ACCESS
MIN MAX
70
0
50
60
30
0
5
25
5
100ns ACCESS
MIN MAX
100
0
70
75
40
0
5
35
5
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
11 of 19
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet DS1553.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DS1553 | 64kB / Nonvolatile / Year-2000-Compliant Timekeeping RAM | Dallas Semiconducotr |
| DS1554 | 256K NV Y2KC Timekeeping RAM | Dallas Semiconducotr |
| DS1556 | 1M / Nonvolatile / Y2K-Compliant Timekeeping RAM | Dallas Semiconducotr |
| DS1557 | 4MEG NV Y2KC Timekeeping RAM | Dallas Semiconducotr |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |