|
|
PDF N74F50109D Data sheet ( Hoja de datos )
| Número de pieza | N74F50109D | |
| Descripción | Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics | |
| Fabricantes | Philips | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de N74F50109D (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
74F50109
Synchronizing dual J-K positive
edge-triggered flip-flop with metastable
immune characteristics
Product specification
IC15 Data Handbook
1990 Sep 14
Philips
Semiconductors
1 page  
Philips Semiconductors
Synchronizing dual J–K positive edge-triggered
flip-flop with metastable immune characteristics
Product specification
74F50109
MEAN TIME BETWEEN FAILURES (MTBF) VERSUS t’
106 108
1010 1012
1012
1011
10,000 years
1010
MTBF in seconds
100 years 109
108
one year
107
1014
1015 = fCfI
106
one week
7 8 9 10
t’ in nanoseconds
NOTE: VCC = 5V, Tamb = 25°C, τ =135ps, To = 9.8 X 108 sec
Figure 4.
SF00589
TYPICAL VALUES FOR τ AND T0 AT VARIOUS VCCS AND TEMPERATURES
Tamb = 0°C
Tamb = 25°C
VCC
5.5V
τ
125ps
T0
1.0 X 109 sec
τ
138ps
T0
5.4 X 106 sec
5.0V
115ps
1.3 X 1010 sec
135ps
9.8 X 106 sec
4.5V
115ps
3.4 X 1013 sec
132ps
5.1 X 108 sec
τ
160ps
167ps
175ps
Tamb = 70°C
T0
1.7 X 105 sec
3.9 X 104 sec
7.3 X 104 sec
FUNCTION TABLE
INPUTS
SD RD CP J
LHXX
HLXX
L LXX
HH ↑ X
HH↑ h
HH↑ h
HH↑ l
HH↑ l
K
X
X
X
X
l
h
l
h
OUTPUTS
QQ
HL
LH
HH
qq
qq
HL
LH
qq
OPERATING
MODE
Asynchronous set
Asynchronous reset
Undetermined*
Hold
Toggle
Load ”1” (set)
Load ”0” (reset)
Hold ’no change”
NOTES:
H = High–voltage level
h = High–voltage level one setup time prior to
low–to–high clock transition
L = Low–voltage level
l = Low–voltage level one setup time prior to
low–to–high clock
transition
q = Lower case indicate the state of the referenced
output prior to the low–to–high clock transition
X = Don’t care
↑ = Low–to–high clock transition
↑ = Not low–to–high clock transition
* = Both outputs will be high if both SD and RD go low
simultaneously
September 14, 1990
5
5 Page 
Philips Semiconductors
Synchronizing dual J-K positive edge-triggered
flip-flop with metastable immune characteristics
NOTES
Product specification
74F50109
1990 Sep 14
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet N74F50109D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| N74F50109D | Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics | Philips |
| N74F50109N | Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics | Philips |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |