DataSheetWiki


NS32FV100FV fiches techniques PDF

National - System Controller

Numéro de référence NS32FV100FV
Description System Controller
Fabricant National 
Logo National 





1 Page

No Preview Available !





NS32FV100FV fiche technique
PRELIMINARY
July 1992
NS32FX100-15 NS32FX100-20 NS32FV100-20
NS32FV100-25 NS32FX200-20 NS32FX200-25
System Controller
General Description
The NS32FX200 NS32FV100 and NS32FX100 are highly
integrated system chips designed for a FAX system based
on National Semiconductor’s embedded processors
NS32FX161 NS32FV16 or NS32FX164 The NS32FX100 is
the common core for all three system chips The
NS32FV100 and NS32FX200 offer additional functions
Throughout this document references to the NS32FX100
also apply to both the NS32FV100 and the NS32FX200
Specific NS32FV100 or NS32FX200 features are explicitly
indicated
The NS32FX200 NS32FV100 and NS32FX100 feature an
interface to devices like stepper motors printers and scan-
ners a Sigma-Delta CODEC an elapsed-time counter a
DMA controller an interrupt controller and a UART
The NS32FX200 is optimized for high-end FAX applications
such as plain-paper FAX and multifunctional peripherals
The NS32FX100 is optimized for low-cost FAX applica-
tions The NS32FV100 is optimized for thermal paper FAX
machines with Digital Answering Machine support
Features
Y Direct interface to the NS32FX161 NS32FV16 and
NS32FX164 embedded processors
Y Supports a variety of Contact Image Sensor (CIS) and
Charge Coupled Device (CCD) scanners
Y Direct interface to a variety of Thermal Print Head
(TPH) printers Bitmap shifter and DMA channels facili-
tate the connection of other types of printers
Y Supports two stepper motors
Y Direct interface to ROM and SRAM The NS32FX200
and NS32FV100 in addition interface to DRAM
devices
Y Programmable wait state generator
Y Demultiplexed address and data buses
Y Multiplexed DRAM address bus (NS32FX200 and
NS32FV100)
Y Supports 3V freeze mode by maintaining only elapsed
time counter
Y Control of power consumption by disabling inactive
modules and reducing the clock frequency
Y Operating frequency
Normal mode 19 6608 MHz 24 576 MHz in steps
of 1 2288 MHz (NS32FX200)
Normal mode 19 6608 MHz 24 576 MHz in steps
of 1 2288 MHz (NS32FV100)
Normal mode 14 7456 MHz 19 6608 MHz in steps
of 1 2288 MHz (NS32FX100)
Power Save mode Normal mode frequency divided
by sixteen
Y On-Chip full duplex Sigma-Delta CODEC with
Total harmonic distortion better than b70 dB
Programmable hybrid balance filter
Programmable reception and transmission filters
Programmable gain control
Y On-Chip Interrupt Control Unit with
16 interrupt sources
Programmable triggering mode
Y On-Chip counters WATCHDOGTM UART
MICROWIRETM System Clock Generator and I O
ports
Y On-Chip DMA controller (NS32FX200 four channels
NS32FX100 NS32FV100 three channels)
Y Up to 37 on-chip general purpose I O pins expandable
externally
Y Flexible allocation of I O and modules’ pins
Y 132-pin JEDEC PQFP package
FIGURE 1-1 A FAX Controller Block Diagram
TRI-STATE is a registered trademark of National Semiconductor Corporation
MICROWIRETM and WATCHDOGTM are trademarks of National Semiconductor Corporation
C1995 National Semiconductor Corporation TL EE11331
TL EE 11331 – 1
RRD-B30M105 Printed in U S A

PagesPages 30
Télécharger [ NS32FV100FV ]


Fiche technique recommandé

No Description détaillée Fabricant
NS32FV100FV System Controller National
National

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche