|
|
Numéro de référence | M74HC563 | ||
Description | OCTAL D-TYPE LATCH | ||
Fabricant | ST Microelectronics | ||
Logo | |||
1 Page
M74HC563
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUT INVERTING
s HIGH SPEED:
tPD = 13ns (TYP.) at VCC = 6V
s LOW POWER DISSIPATION:
ICC = 4µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
)VNIH = VNIL = 28 % VCC (MIN.)
t(ss SYMMETRICAL OUTPUT IMPEDANCE:
c|IOH| = IOL = 6mA (MIN)
us BALANCED PROPAGATION DELAYS:
dtPLH ≅ tPHL
ros WIDE OPERATING VOLTAGE RANGE:
PVCC (OPR) = 2V to 6V
tes PIN AND FUNCTION COMPATIBLE WITH
le74 SERIES 563
soDESCRIPTION
bThe M74HC563 is an high speed CMOS OCTAL
OLATCH WITH 3-STATE OUTPUTS fabricated
-with silicon gate C2MOS technology.
t(s)This 8-BIT D-Type latches is controlled by a latch
enable input (LE) and output enable input (OE).
cWhile the LE input is held at a high level, the Q
uoutputs will follow the data input inversely. When
dthe LE is taken, the Q outputs will be latched
roinversely at the logic level of D input data.
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
TUBE
DIP
SOP
TSSOP
M74HC563B1R
M74HC563M1R
T&R
M74HC563RM13TR
M74HC563TTR
While the OE input is at low level, the eight outputs
will be in a normal logic state (high or low logic
level) and while OE is in high level the outputs will
be in a high impedance state.
The 3-State output configuration and the wide
choice of outline make bus organized system
simple.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
Obsolete PPIN CONNECTION AND IEC LOGIC SYMBOLS
July 2001
1/12
|
|||
Pages | Pages 12 | ||
Télécharger | [ M74HC563 ] |
No | Description détaillée | Fabricant |
M74HC563 | OCTAL D-TYPE LATCH | ST Microelectronics |
M74HC564 | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HC564 INVERTING - HC574 NON INVERTING | ST Microelectronics |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |