DataSheetWiki


M2S56D30ATP-75 fiches techniques PDF

Mitsubishi - 256M Double Data Rate Synchronous DRAM

Numéro de référence M2S56D30ATP-75
Description 256M Double Data Rate Synchronous DRAM
Fabricant Mitsubishi 
Logo Mitsubishi 





1 Page

No Preview Available !





M2S56D30ATP-75 fiche technique
DDR SDRAM
(Rev.1.44)
Mar. '02
MITSUBISHI LSIs
M2S56D20/ 30/ 40ATP -75AL, -75A, -75L, -75, -10L, -10
M2S56D20/ 30/ 40AKT -75AL, -75A, -75L, -75, -10L, -10
256M Double Data Rate Synchronous DRAM
Contents are subject to change without notice.
DESCRIPTION
M2S56D20ATP / AKT is a 4-bank x 16777216-word x 4-bit,
M2S56D30ATP / AKT is a 4-bank x 8388608-word x 8-bit,
M2S56D40ATP/ AKT is a 4-bank x 4194304-word x 16-bit,
double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are
referenced to the rising edge of CLK.Input data is registered on both edges of data strobes, and output
data and data strobe are referenced on both edges of CLK. The M2S56D20/30/40ATP achieve very high
speed data rate up to 133MHz, and are suitable for main memory in computer systems.
FEATURES
- VDD=VDDQ=2.5V+0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions
- Commands are entered on each positive CLK edge
- Data and data mask are referenced to both edges of DQS
- 4-bank operations are controlled by BA0, BA1 (Bank Address)
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge is controlled by A10
- 8192 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-12 / Column address A0-9,11(x4)/ A0-9(x8)/ A0-8(x16)
- SSTL_2 Interface
- Both 66-pin TSOP Package and 64-pin Small TSOP Package
M2S56D*0ATP: 0.8mm lead pitch 66-pin TSOP Package
M2S56D*0AKT: 0.4mm lead pitch 64-pin Small TSOP Package
- JEDEC standard
- Low Power for the Self Refresh Current ICC6 : 2mA (-75AL , -75L , -10L)
Operating Frequencies
Max. Frequency Max. Frequency
@CL=2.0 *
@CL=2.5 *
M2S56D20/30/40ATP/AKT-75AL/-75A
133MHz
133MHz
Standard
DDR266A
M2S56D20/30/40ATP/AKT-75L/-75
100MHz
133MHz
DDR266B
M2S56D20/30/40ATP/AKT-10L/-10
100MHz
* CL = CAS(Read) Latency
125MHz
DDR200
MITSUBISHI ELECTRIC
1

PagesPages 40
Télécharger [ M2S56D30ATP-75 ]


Fiche technique recommandé

No Description détaillée Fabricant
M2S56D30ATP-75 256M Double Data Rate Synchronous DRAM Mitsubishi
Mitsubishi
M2S56D30ATP-75A 256M Double Data Rate Synchronous DRAM Mitsubishi
Mitsubishi
M2S56D30ATP-75AL 256M Double Data Rate Synchronous DRAM Mitsubishi
Mitsubishi
M2S56D30ATP-75L 256M Double Data Rate Synchronous DRAM Mitsubishi
Mitsubishi

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche